- 您现在的位置：买卖IC网 > PDF目录11361 > PIC16C926-I/PT (Microchip Technology)IC MCU OTP 8KX14 LCD DVR 64TQFP PDF资料下载
参数资料
| 型号： | PIC16C926-I/PT |
| 厂商： | Microchip Technology |
| 文件页数： | 9/24页 |
| 文件大小： | 0K |
| 描述： | IC MCU OTP 8KX14 LCD DVR 64TQFP |
| 产品培训模块： | Asynchronous Stimulus |
| 标准包装： | 160 |
| 系列： | PIC® 16C |
| 核心处理器： | PIC |
| 芯体尺寸： | 8-位 |
| 速度： | 20MHz |
| 连通性： | I²C，SPI |
| 外围设备： | 欠压检测/复位，LCD，POR，PWM，WDT |
| 输入/输出数： | 25 |
| 程序存储器容量： | 14KB（8K x 14） |
| 程序存储器类型： | OTP |
| RAM 容量： | 336 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 4 V ~ 5.5 V |
| 数据转换器： | A/D 5x10b |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 64-TQFP |
| 包装： | 托盘 |
| 配用： | DVA16PQ640-ND - ADAPTER DEVICE FOR MPLAB-ICE AC164023-ND - MODULE SKT PROMATEII 68TQFP |
| 其它名称： | PIC16C926I/PT |
CS61584A
44
DS261PP5
INT - Receive Alarm Interrupt [Host mode] (PLCC pin 7; TQFP pin 63)
An interrupt is generated to flag the host processor when a Status register changes state. The interrupt
is cleared by reading the Status register. The logic level for an active interrupt alarm is controlled by the
IPOL pin. The INT pin is an open drain output and must be tied to the appropriate supply through a
resistor.
IPOL - Interrupt Polarity [Host mode, BTS = 0] (PLCC pin 44; TQFP pin 33)
When BTS is low (Intel bus timing), the active polarity of the INT pin is controlled by IPOL. An active
high interrupt is generated when IPOL is high. An active low interrupt is generated when IPOL is low.
When the BTS pin is high, this pin becomes DTACK and INT is active low.
DTACK - Data Acknowledge [Host mode - parallel port, BTS = 1] (PLCC pin 44; TQFP pin 33)
When the BTS pin is high (Motorola bus timing), a low pulse on DTACK indicates when the CS61584A
has latched the data during a microprocessor write cycle or when the CS61584A has output data to the
bus during a microprocessor read cycle. The polarity of the INT pin is fixed to active low when the BTS
pin is high (Motorola bus timing).
P/S - Parallel/Serial Port Selection [Host modes] (PLCC pin 25; TQFP pin 16)
Selects the method of communication to the internal register set during Host mode operation. Serial port
communication over the SDI, SDO, and SCK pins is selected when P/S is low. Parallel port
communication over an 8-bit, multiplexed address/data bus is selected when P/S is high.
RD(DS) - Read Input (Data Strobe) [Host mode - parallel port] (PLCC pin 6; TQFP pin 62)
When the BTS pin is low (Intel bus timing), a low pulse on RD selects a read operation when the CS
pin is low. When the BTS pin is high (Motorola bus timing), a high pulse on DS performs a read/write
operation when the CS pin is low.
SAD4, SAD5 - Set Chip Address [Host mode - parallel port]
SAD6, SAD7 - (PLCC pins 24, 45, 16, 53; TQFP pins 15, 34, 7, 42)
These pins are hard-wired to establish one of 16 possible device addresses to permit a shared parallel
bus system architecture. The value is compared with the upper nibble of the address byte AD[7:4] as
part of the address decode procedure.
SCLK - Serial Clock [Host mode - serial port] (PLCC pin 6; TQFP pin 62)
Serial clock used to access the register set. A high or low level can be present on SCLK when the
device is selected using the CS pin.
SDI - Serial Data Input [Host mode - serial port] (PLCC pin 4; TQFP pin 60)
Serial data input to the register set. Sampled by the device on the rising edge of SCLK.
SDO - Serial Data Output [Host mode - serial port] (PLCC pin 5; TQFP pin 61)
Serial data output from the register set. If SPOL is low, SDO is valid on the rising edge of SCLK. If
SPOL is high, SDO is valid on the falling edge of SCLK. The SDO pin goes to a high-impedance state
while the serial port is being written or after bit D7 is output on SDO during a read.
SPOL - SDO Polarity Control [Host mode - serial port] (PLCC pin 3; TQFP pin 59)
Controls the polarity of the serial data output SDO. If SPOL is low, SDO is valid on the rising edge of
SCLK. If SPOL is high, SDO is valid on the falling edge of SCLK.
WR(R/W) - Write Input (Read/Write) [Host mode - parallel port] (PLCC pin 61; TQFP pin 49)
When the BTS pin is low (Intel bus timing), a low pulse on WR selects a write operation when the CS
pin is low. When the BTS pin is high (Motorola bus timing), a high pulse on R/W selects a read
operation and a low pulse on R/W selects a write operation when the CS pin is low.
CS61584A
44
DS261F1
相关PDF资料 |
PDF描述 |
|---|---|
| V300C3V3M75B2 | CONVERTER MOD DC/DC 3.3V 75W |
| PIC16LC773-I/SP | IC MCU OTP 4KX14 A/D PWM 28DIP |
| V300C3V3M75B | CONVERTER MOD DC/DC 3.3V 75W |
| PIC16LC773-I/SO | IC MCU OTP 4KX14 A/D PWM 28SOIC |
| GRM32NF51C106ZA01K | CAP CER 10UF 16V Y5V 1210 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PIC16C926T-I/L | 功能描述:8位微控制器 -MCU 14KB 336 RAM 52 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC16C926T-I/PT | 功能描述:8位微控制器 -MCU 14KB 336 RAM 52 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC16CE623/JW | 功能描述:8位微控制器 -MCU .875KB 96 RAM 13 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC16CE623-04/P | 功能描述:8位微控制器 -MCU .875KB 96 RAM 13 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC16CE623-04/SO | 功能描述:8位微控制器 -MCU .875KB 96 RAM 13 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。