收藏本站
参数资料
型号： PIC16F636T-I/ST
厂商： Microchip Technology
文件页数： 45/74页
文件大小： 0K
描述： IC MCU FLASH 2KX14 14TSSOP
产品培训模块： Asynchronous Stimulus
标准包装： 2,500
系列： PIC® 16F
核心处理器： PIC
芯体尺寸： 8-位
速度： 20MHz
外围设备： 欠压检测/复位，LVD，POR，WDT
输入/输出数： 11
程序存储器容量： 3.5KB（2K x 14）
程序存储器类型： 闪存
RAM 容量： 128 x 8
电压 - 电源 (Vcc/Vdd)： 2 V ~ 5.5 V
振荡器型： 内部
工作温度： -40°C ~ 85°C
封装/外壳： 14-TSSOP（0.173"，4.40mm 宽）
包装： 带卷 (TR)
配用： XLT14SS-1-ND - SOCKET TRANSITION 14DIP/14SSOP
AC162057-ND - MPLAB ICD 2 HEADER 14DIP
Micrel, Inc.
KSZ8841-PMQL
October 2007
5
M9999-100407-1.5
MAC DMA Transmit Start Command Register (MDTSC Offset 0x0008) ..................................................................... 38
MAC DMA Receive Start Command Register (MDRSC Offset 0x000C) ..................................................................... 39
Transmit Descriptor List Base Address Register (TDLB Offset 0x0010)...................................................................... 39
Receive Descriptor List Base Address Register (RDLB Offset 0x0014) ...................................................................... 39
MAC Multicast Table 0 Register (MTR0 Offset 0x0020) .............................................................................................. 39
MAC Multicast Table 1 Register (MTR1 Offset 0x0024) .............................................................................................. 40
Interrupt Enable Register (INTEN Offset 0x0028) ........................................................................................................ 40
Interrupt Status Register (INTST Offset 0x002C)......................................................................................................... 41
MAC Additional Station Address Low Register (MAAL0-15) ........................................................................................ 42
MAC Additional Station Address High Register (MAAH0-15)....................................................................................... 42
MAC/PHY and Control Registers ................................................................................................................................... 43
MAC Address Register Low (0x0200): MARL .............................................................................................................. 43
MAC Address Register Middle (0x0202): MARM ......................................................................................................... 44
MAC Address Register High (0x0204): MARH............................................................................................................. 44
On-Chip Bus Control Register (Offset 0x0210): OBCR................................................................................................ 44
EEPROM Control Register (Offset 0x0212): EEPCR................................................................................................... 44
Memory BIST Info Register (Offset 0x0214): MBIR ..................................................................................................... 45
Global Reset Register (Offset 0x0216): GRR............................................................................................................... 45
Power Management Capabilities Register (Offset 0x0218): PMCR............................................................................. 46
Wakeup Frame Control Register (Offset 0x021A): WFCR ........................................................................................... 47
Wakeup Frame 0 CRC0 Register (Offset 0x0220): WF0CRC0.................................................................................... 48
Wakeup Frame 0 CRC1 Register (Offset 0x0222): WF0CRC1.................................................................................... 48
Wakeup Frame 0 Byte Mask 0 Register (Offset 0x0224): WF0BM0............................................................................ 48
Wakeup Frame 0 Byte Mask 1 Register (Offset 0x0226): WF0BM1............................................................................ 48
Wakeup Frame 0 Byte Mask 2 Register (Offset 0x0228): WF0BM2............................................................................ 48
Wakeup Frame 0 Byte Mask 3 Register (Offset 0x022A): WF0BM3 ........................................................................... 49
Wakeup Frame 1 CRC0 Register (Offset 0x0230): WF1CRC0.................................................................................... 49
Wakeup Frame 1 CRC1 Register (Offset 0x0232): WF1CRC1.................................................................................... 49
Wakeup Frame 1 Byte Mask 0 Register (Offset 0x0234): WF1BM0............................................................................ 49
Wakeup Frame 1 Byte Mask 1 Register (Offset 0x0236): WF1BM1............................................................................ 49
Wakeup Frame 1 Byte Mask 2 Register (Offset 0x0238): WF1BM2............................................................................ 50
Wakeup Frame 1 Byte Mask 3 Register (Offset 0x023A): WF1BM3 ........................................................................... 50
Wakeup Frame 2 CRC0 Register (Offset 0x0240): WF2CRC0.................................................................................... 50
Wakeup Frame 2 CRC1 Register (Offset 0x0242): WF2CRC1.................................................................................... 50
Wakeup Frame 2 Byte Mask 0 Register (Offset 0x0244): WF2BM0............................................................................ 50
Wakeup Frame 2 Byte Mask 1 Register (Offset 0x0246): WF2BM1............................................................................ 51
Wakeup Frame 2 Byte Mask 2 Register (Offset 0x0248): WF2BM2............................................................................ 51
Wakeup Frame 2 Byte Mask 3 Register (Offset 0x024A): WF2BM3 ........................................................................... 51
Wakeup Frame 3 CRC0 Register (Offset 0x0250): WF3CRC0.................................................................................... 51
Wakeup Frame 3 CRC1 Register (Offset 0x0252): WF3CRC1.................................................................................... 51
Wakeup Frame 3 Byte Mask 0 Register (Offset 0x0254): WF3BM0............................................................................ 52
Wakeup Frame 3 Byte Mask 1 Register (Offset 0x0256): WF3BM1............................................................................ 52
Wakeup Frame 3 Byte Mask 2 Register (Offset 0x0258): WF3BM2............................................................................ 52
Wakeup Frame 3 Byte Mask 3 Register (Offset 0x025A): WF3BM3 ........................................................................... 52
Chip ID and Enable Register (Offset 0x0400): CIDER ................................................................................................. 52
Chip Global Control Register (Offset 0x040A): CGCR ................................................................................................. 53
Indirect Access Control Register (Offset 0x04A0): IACR ............................................................................................. 53
Indirect Access Data Register 1 (Offset 0x04A2): IADR1 ............................................................................................ 54
Indirect Access Data Register 2 (Offset 0x04A4): IADR2 ............................................................................................ 54
Indirect Access Data Register 3 (Offset 0x04A6): IADR3 ............................................................................................ 54
Indirect Access Data Register 4 (Offset 0x04A8): IADR4 ............................................................................................ 54
Indirect Access Data Register 5 (Offset 0x04AA): IADR5 ............................................................................................ 54
Reserved (Offset 0x04C0-0x04CF) .............................................................................................................................. 54
PHY 1 MII Register Basic Control Register (Offset 0x04D0): P1MBCR ...................................................................... 55
PHY 1 MII Register Basic Status Register (Offset 0x04D2): P1MBSR ........................................................................ 56
相关PDF资料
PDF描述
PIC12F683-E/MF IC MCU FLASH 2KX14 8DFN
PIC12LCE518-04/P IC MCU OTP 512X12 LV W/EE 8DIP
PIC16F1828-E/SS IC MCU 8BIT 7KB FLASH 20SSOP
KSZ8842-32MQL IC SWITCH 10/100 32BIT 128PQFP
PIC16LF1828-E/SS IC MCU 8BIT 7KB FLASH 20SSOP
相关代理商/技术参数
参数描述
PIC16F639-E/P 功能描述:8位微控制器 -MCU 4kb 128 RAM 12 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC16F639-E/SO 功能描述:8位微控制器 -MCU 4kb 128 RAM 12 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC16F639-E/SS 功能描述:8位微控制器 -MCU 4kb 128 RAM 12 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC16F639-I/P 功能描述:8位微控制器 -MCU 4kb 128 RAM 12 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC16F639-I/SO 功能描述:8位微控制器 -MCU 4kb 128 RAM 12 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*