- 您现在的位置：买卖IC网 > PDF目录11496 > PIC16F639T-I/SS (Microchip Technology)IC MCU FLASH 2KX14 20SSOP PDF资料下载
参数资料
| 型号： | PIC16F639T-I/SS |
| 厂商： | Microchip Technology |
| 文件页数： | 17/74页 |
| 文件大小： | 0K |
| 描述： | IC MCU FLASH 2KX14 20SSOP |
| 产品培训模块： | Asynchronous Stimulus |
| 标准包装： | 1,600 |
| 系列： | PIC® 16F |
| 核心处理器： | PIC |
| 芯体尺寸： | 8-位 |
| 速度： | 20MHz |
| 外围设备： | 欠压检测/复位，LVD，POR，WDT |
| 输入/输出数： | 11 |
| 程序存储器容量： | 3.5KB（2K x 14） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 128 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2 V ~ 3.6 V |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 20-SSOP（0.209"，5.30mm 宽） |
| 包装： | 带卷 (TR) |
| 配用： | XLT20SS1-1-ND - SOCKET TRANSITION 20DIP 20SSOP AC162066-ND - HEADER INTRFC MPLAB ICD2 20PIN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页
Micrel, Inc.
KSZ8841-PMQL
October 2007
24
M9999-100407-1.5
Host Communication
The descriptor lists and data buffers, collectively called the host communication, manage the actions and status related
to buffer management. Commands and signals that control the functional operation of the KSZ8841-PMQL are also
described.
The KSZ8841-PMQL and the driver communicate through the two data structures: Command and status registers
(CSRs) and Descriptor Lists and Data Buffers.
Note: All unused bits of the data structure in this section are reserved and should be written by the driver as zeros.
Host Communication Descriptor Lists and Data Buffers
The KSZ8841-PMQL transfers received data frames to the receive buffer in host memory and transmits data from the
transmit buffers in host memory. Descriptors that reside in the host memory act as pointers to these buffers.
There are two descriptor lists (one for receive and one for transmit) for the MAC DMA. The base address of each list is
written in the TDLB register and in the RDLB register, respectively. A descriptor list is forward linked. The last descriptor
may point back to the first entry to create a ring structure. Descriptors are chained by setting the next address to the
next buffer in both receive and transmit descriptors.
The descriptor lists reside in the host physical memory address space. Each pointer points to one buffer and the
second pointer points to the next descriptor. This enables the greatest flexibility for the host to chain any data buffers
with discontinuous memory location. This eliminates processor-intensive tasks such as memory copying from the host
to memory.
A data buffer contains either an entire frame or part of a frame, but it cannot exceed a single frame. Buffers contain only
data; and buffer status is maintained in the descriptor. Data chaining refers to frames that span multiple data buffers.
Data chaining can be enabled or disabled. Data buffers reside in host physical memory space.
Receive Descriptors (RDES0-RDES3)
Receive descriptor and buffer addresses must be Word aligned. Each receive descriptor provides one frame buffer, one
byte count field, and control and status bits.
The following table shows the RDES0 register bit fields.
Bit
Description
31
OWN Own Bit
When set, indicates that the descriptor is owned by the KSZ8841-PMQL.
When reset, indicates that the descriptor is owned by the host. The KSZ8841-PMQL clears
this bit either when it completes the frame reception or when the buffers that are associated
with this descriptor are full.
30
FS First Descriptor
When set, indicates that this descriptor contains the first buffer of a frame.
If the buffer size of the first buffer is 0, the next buffer contains the beginning of the frame.
29
LS Last Descriptor
When set, indicates that the buffer pointed by this descriptor is the last buffer of the frame.
28
IPE IP Checksum Error
When set, indicates that the received frame is an IP packet and its IP checksum field does
not match.
This bit is valid only when last descriptor is set.
27
TCPE TCP Checksum Error
When set, indicates that the received frame is a TCP/IP packet and its TCP checksum field
does not match.
This bit is valid only when last descriptor is set.
相关PDF资料 |
PDF描述 |
|---|---|
| PIC16F917T-I/PT | IC PIC MCU FLASH 8KX14 44TQFP |
| PIC18F1320T-I/SS | IC MCU FLASH 4KX16 EEPROM 20SSOP |
| PIC18F1320T-I/SO | IC MCU FLASH 4KX16 EEPROM 18SOIC |
| PIC18LF2321T-I/SS | IC PIC MCU FLASH 4KX16 28SSOP |
| PIC18LF44J50T-I/PT | IC PIC MCU FLASH 16KB 44-TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PIC16F648A-E/ML | 功能描述:8位微控制器 -MCU 7KB 256 RAM 16 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC16F648A-E/P | 功能描述:8位微控制器 -MCU 7KB 256 RAM 16 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC16F648A-E/SO | 功能描述:8位微控制器 -MCU 7KB 256 RAM 16 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC16F648A-E/SS | 功能描述:8位微控制器 -MCU 7KB 256 RAM 16 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC16F648A-I/ML | 功能描述:8位微控制器 -MCU 7KB 256 RAM 16 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。