- 您现在的位置：买卖IC网 > PDF目录11292 > PIC18F6627T-I/PT (Microchip Technology)IC PIC MCU FLASH 48KX16 64TQFP PDF资料下载
参数资料
| 型号： | PIC18F6627T-I/PT |
| 厂商： | Microchip Technology |
| 文件页数： | 13/16页 |
| 文件大小： | 0K |
| 描述： | IC PIC MCU FLASH 48KX16 64TQFP |
| 产品培训模块： | Asynchronous Stimulus PIC18 J Series MCU Overview |
| 标准包装： | 1,200 |
| 系列： | PIC® 18F |
| 核心处理器： | PIC |
| 芯体尺寸： | 8-位 |
| 速度： | 40MHz |
| 连通性： | I²C，SPI，UART/USART |
| 外围设备： | 欠压检测/复位，HLVD，POR，PWM，WDT |
| 输入/输出数： | 54 |
| 程序存储器容量： | 96KB（48K x 16） |
| 程序存储器类型： | 闪存 |
| EEPROM 大小： | 1K x 8 |
| RAM 容量： | 3.8K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 4.2 V ~ 5.5 V |
| 数据转换器： | A/D 12x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 64-TQFP |
| 包装： | 带卷 (TR) |
PIC18F6627/6722/8627/8722
DS80221C-page 6
2006 Microchip Technology Inc.
16. Module: External Memory Bus
For PIC18F8XXX devices, the Stack Pointer may
incorrectly increment during a table read operation if
external memory bus wait states are enabled (i.e.,
Configuration bit, WAIT, is clear (CONFIG3L<7> = 0)
and WAIT<1:0> bits (MEMCON<5:4>) are not equal
to ‘11’).
Work around
If using the external memory bus and performing
TBLRD
operations
with
a
non-zero
wait
state (CONFIG3L<7>
=
0
and
WAIT<1:0>
(MEMCON<5:4> are not equal to ‘11’), disable
interrupts by clearing the GIE/GIEH (INTCON<7>)
and
PEIE/GIEL
(INTCON<6>)
bits
prior
to
executing any TBLRD operation.
17. Module: MSSP
In an I2C system with multiple slave nodes, an
unaddressed slave may respond to bus activity
when data on the bus matches its address. The
first occurrence will set the BF bit. The second
occurrence will set the BF and SSPOV bits. In both
situations, the SSPxIF bit is not set and an inter-
rupt will not occur. The device will vector to the
Interrupt Service Routine only if the interrupt is
enabled and an address match occurs.
Work around
The I2C slave must clear the SSPOV bit after each
I2C address match to maintain normal operation.
18. Module: MSSP
Setting the SEN bit initiates a Start sequence on
the bus, after which, the SEN bit is cleared auto-
matically by hardware. If the SEN bit is set again
(without an address byte being transmitted), a
Start sequence will not commence and the SEN bit
will not be cleared. This condition causes the bus
to remain in an active state. The system is idle
when ACKEN, RCEN, PEN, RSEN, and SEN are
clear.
Work around
Set the PEN or RSEN bit to transmit a Stop or
Repeated Start sequence, although the SEN bit
may still be set, indicating the bus is active. After
the sequence has completed, the PEN, RSEN and
SEN bits will be clear, indicating the bus is idle.
Clearing and setting the SSPEN bit will also reset
the I2C peripheral and clear the PEN, RSEN and
SEN status bits.
19. Module: MSSP
In SPI mode, the Buffer Full flag (BF bit in the
SSPxSTAT register), the Write Collision Detect bit
(WCOL in SSPxCON1) and the Receive Overflow
Indicator bit (SSPOV in SSPxCON1) are not reset
upon disabling the SPI module (by clearing the
SSPEN bit in the SSPxCON1 register).
For example, if SSPxBUF is full (BF bit is set) and
the MSSP module is disabled and re-enabled, the
BF bit will remain set. In SPI Slave mode, a sub-
sequent write to SSPxBUF will result in a write
collision. Also, if a new byte is received, a receive
overflow will occur.
Work around
Ensure that if the buffer is full, SSPxBUF is read
(thus clearing the BF flag) and WCOL is clear
before disabling the MSSP module. If the module
is configured in SPI Slave mode, ensure that the
SSPOV bit is clear before disabling the module.
20. Module: MSSP
In I2C Master mode, the BRG value of ‘0’ may not
work correctly.
Work around
Use a BRG value greater than ‘0’ by setting
SSPxADD
≥ ‘1’.
相关PDF资料 |
PDF描述 |
|---|---|
| PIC18F2682-E/SO | IC PIC MCU FLASH 40KX16 28SOIC |
| PIC16LF767-I/SS | IC PIC MCU FLASH 8KX14 28SSOP |
| DSPIC33FJ128GP204-E/PT | IC DSPIC MCU/DSP 128K 44-TQFP |
| DSPIC30F5013T-20E/PT | IC DSPIC MCU/DSP 66K 80TQFP |
| VI-2TY-IX-S | CONVERTER MOD DC/DC 3.3V 49.5W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PIC18F6628-E/PT | 功能描述:8位微控制器 -MCU 96KB Flash 4KB RAM 1024 DataEE 12B ADC RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC18F6628-I/PT | 功能描述:8位微控制器 -MCU 96KB Flash 4KB RAM 1024 DataEE 12B ADC RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC18F6628T-I/PT | 功能描述:8位微控制器 -MCU 96KB Flash 4KB RAM 1024 DataEE 12B ADC RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC18F6680-E/L | 功能描述:8位微控制器 -MCU 64KB 3328 RAM 52 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC18F6680-E/PT | 功能描述:8位微控制器 -MCU 64KB 3328 RAM 52 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。