参数资料
型号: LT3080EST#PBF
厂商: Linear Technology
文件页数: 10/28页
文件大小: 0K
描述: IC REG LDO ADJ 1.1A SOT223-3
产品培训模块: LT3080 Linear Voltage Regulator
More Information on LDOs
特色产品: LT3080
标准包装: 78
稳压器拓扑结构: 正,可调式
输出电压: 可调至 36V
输入电压: 1.2 V ~ 36 V
电压 - 压降(标准): 1.35V @ 1.1A
稳压器数量: 1
电流 - 输出: 1.1A
电流 - 限制(最小): 1.1A
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: TO-261-4,TO-261AA
供应商设备封装: SOT-223
包装: 管件
产品目录页面: 1331 (CN2011-ZH PDF)
LT3080
APPLICATIONS INFORMATION
+
V IN
+
IN
V CONTROL
V CONTROL
LT3080
+
SET
R SET
C SET
OUT
3080 F01
V OUT
C OUT
If guardring techniques are used, this bootstraps any
stray capacitance at the SET pin. Since the SET pin is
a high impedance node, unwanted signals may couple
into the SET pin and cause erratic behavior. This will
be most noticeable when operating with minimum
output capacitors at full load current. The easiest way
to remedy this is to bypass the SET pin with a small
amount of capacitance from SET to ground, 10pF to
20pF is sufficient.
Figure 1. Basic Adjustable Regulator
Output Voltage
The LT3080 generates a 10μA reference current that flows
out of the SET pin. Connecting a resistor from SET to
ground generates a voltage that becomes the reference
point for the error amplifier (see Figure 1). The reference
voltage is a straight multiplication of the SET pin current
and the value of the resistor. Any voltage can be generated
and there is no minimum output voltage for the regulator.
A minimum load current of 1mA is required to maintain
regulation regardless of output voltage. For true zero
voltage output operation, this 1mA load current must be
returned to a negative supply voltage.
With the low level current used to generate the reference
voltage, leakage paths to or from the SET pin can create
errors in the reference and output voltages. High quality
insulation should be used (e.g., Teflon, Kel-F); cleaning
of all insulating surfaces to remove fluxes and other resi-
dues will probably be required. Surface coating may be
necessary to provide a moisture barrier in high humidity
environments.
Board leakage can be minimized by encircling the SET
pin and circuitry with a guard ring operated at a potential
close to itself; the guard ring should be tied to the OUT
pin. Guarding both sides of the circuit board is required.
Bulk leakage reduction depends on the guard ring width.
Ten nanoamperes of leakage into or out of the SET pin and
associated circuitry creates a 0.1% error in the reference
voltage. Leakages of this magnitude, coupled with other
sources of leakage, can cause significant offset voltage
and reference drift, especially over the possible operating
temperature range.
10
Stability and Output Capacitance
The LT3080 requires an output capacitor for stability. It
is designed to be stable with most low ESR capacitors
(typically ceramic, tantalum or low ESR electrolytic).
A minimum output capacitor of 2.2μF with an ESR of 0.5Ω
or less is recommended to prevent oscillations. Larger
values of output capacitance decrease peak deviations
and provide improved transient response for larger load
current changes. Bypass capacitors, used to decouple
individual components powered by the LT3080, increase
the effective output capacitor value.
For improvement in transient performance, place a capaci-
tor across the voltage setting resistor. Capacitors up to
1μF can be used. This bypass capacitor reduces system
noise as well, but start-up time is proportional to the time
constant of the voltage setting resistor (R SET in Figure 1)
and SET pin bypass capacitor.
Extra consideration must be given to the use of ceramic
capacitors. Ceramic capacitors are manufactured with a
variety of dielectrics, each with different behavior across
temperature and applied voltage. The most common
dielectrics used are specified with EIA temperature char-
acteristic codes of Z5U, Y5V, X5R and X7R. The Z5U and
Y5V dielectrics are good for providing high capacitances
in a small package, but they tend to have strong volt-
age and temperature coefficients as shown in Figures 2
and 3. When used with a 5V regulator, a 16V 10μF Y5V
capacitor can exhibit an effective value as low as 1μF to
2μF for the DC bias voltage applied and over the operating
temperature range. The X5R and X7R dielectrics result in
more stable characteristics and are more suitable for use
as the output capacitor. The X7R type has better stability
across temperature, while the X5R is less expensive and is
3080fc
相关PDF资料
PDF描述
ACM25DRYF CONN EDGECARD 50POS DIP .156 SLD
ASM18DRXN CONN EDGECARD 36POS DIP .156 SLD
ASM18DRXH CONN EDGECARD 36POS DIP .156 SLD
HBC25DRYS-S93 CONN EDGECARD 50POS DIP .100 SLD
1210-682J INDUCTOR FERRITE CORE 6.8UH SMD
相关代理商/技术参数
参数描述
PIC18LF4320T-I/ML 功能描述:8位微控制器 -MCU 8KB 512 RAM 36I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18LF4320T-I/PT 功能描述:8位微控制器 -MCU 8KB 512 RAM 36I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18LF4321-I/ML 功能描述:8位微控制器 -MCU 44 Pin 4 KB FL 512 RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18LF4321-I/P 功能描述:8位微控制器 -MCU 40 Pin 4 KB FL 512 RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18LF4321-I/PT 功能描述:8位微控制器 -MCU 4KB FL 512 RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT