参数资料
| 型号： | LT3080EST#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 14/28页 |
| 文件大小： | 0K |
| 描述： | IC REG LDO ADJ 1.1A SOT223-3 |
| 产品培训模块： | LT3080 Linear Voltage Regulator More Information on LDOs |
| 特色产品： | LT3080 |
| 标准包装： | 78 |
| 稳压器拓扑结构： | 正，可调式 |
| 输出电压： | 可调至 36V |
| 输入电压： | 1.2 V ~ 36 V |
| 电压 - 压降（标准）： | 1.35V @ 1.1A |
| 稳压器数量： | 1 |
| 电流 - 输出： | 1.1A |
| 电流 - 限制（最小）： | 1.1A |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | TO-261-4，TO-261AA |
| 供应商设备封装： | SOT-223 |
| 包装： | 管件 |
| 产品目录页面： | 1331 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
LT3080
APPLICATIONS INFORMATION
of the connections between the regulator and the load.
The data sheet specification for load regulation is Kelvin
sensed at the pins of the package. Negative side sensing
is a true Kelvin connection, with the bottom of the voltage
setting resistor returned to the negative side of the load
(see Figure 7). Connected as shown, system load regula-
tion will be the sum of the LT3080 load regulation and the
parasitic line resistance multiplied by the output current.
It is important to keep the positive connection between
the regulator and load as short as possible and use large
wire or PC board traces.
Thermal Considerations
The LT3080 has internal power and thermal limiting cir-
cuitry designed to protect it under overload conditions.
For continuous normal load conditions, maximum junc-
tion temperature must not be exceeded. It is important
to give consideration to all sources of thermal resistance
from junction to ambient. This includes junction-to-case,
case-to-heat sink interface, heat sink resistance or circuit
board-to-ambient as the application dictates. Additional
heat sources nearby must also be considered.
Table 2. MSE Package, 8-Lead MSOP
COPPER AREA
TOPSIDE* BACKSIDE BOARD AREA
2500mm 2 2500mm 2 2500mm 2
1000mm 2 2500mm 2 2500mm 2
225mm 2 2500mm 2 2500mm 2
100mm 2 2500mm 2 2500mm 2
*Device is mounted on topside
Table 3. DD Package, 8-Lead DFN
COPPER AREA
TOPSIDE* BACKSIDE BOARD AREA
2500mm 2 2500mm 2 2500mm 2
1000mm 2 2500mm 2 2500mm 2
225mm 2 2500mm 2 2500mm 2
100mm 2 2500mm 2 2500mm 2
*Device is mounted on topside
Table 4. ST Package, 3-Lead SOT-223
COPPER AREA
TOPSIDE* BACKSIDE BOARD AREA
2500mm 2 2500mm 2 2500mm 2
1000mm 2 2500mm 2 2500mm 2
THERMAL RESISTANCE
(JUNCTION-TO-AMBIENT)
55°C/W
57°C/W
60°C/W
65°C/W
THERMAL RESISTANCE
(JUNCTION-TO-AMBIENT)
60°C/W
62°C/W
65°C/W
68°C/W
THERMAL RESISTANCE
(JUNCTION-TO-AMBIENT)
48°C/W
48°C/W
THERMAL RESISTANCE
For surface mount devices, heat sinking is accomplished
by using the heat spreading capabilities of the PC board
and its copper traces. Surface mount heat sinks and plated
through-holes can also be used to spread the heat gener-
ated by power devices.
Junction-to-case thermal resistance is specified from the
IC junction to the bottom of the case directly below the
die. This is the lowest resistance path for heat flow. Proper
mounting is required to ensure the best possible thermal
flow from this area of the package to the heat sinking
material. For the TO-220 package, thermal compound is
strongly recommended for mechanical connections to a
heat sink. A thermally conductive spacer can be used for
electrical isolation as long as the added contribution to
thermal resistance is considered. Note that the Tab or
Exposed Pad (depending on package) is electrically
connected to the output.
The following tables list thermal resistance for several
different copper areas given a fixed board size. All mea-
surements were taken in still air on two-sided 1/16” FR-4
board with one ounce copper.
225mm 2 2500mm 2 2500mm 2 56°C/W
100mm 2 2500mm 2 2500mm 2 62°C/W
*Device is mounted on topside
Table 5. Q Package, 5-Lead DD-Pak
COPPER AREA
TOPSIDE* BACKSIDE BOARD AREA (JUNCTION-TO-AMBIENT)
2500mm 2 2500mm 2 2500mm 2 25°C/W
1000mm 2 2500mm 2 2500mm 2 30°C/W
125mm 2 2500mm 2 2500mm 2 35°C/W
*Device is mounted on topside
T Package, 5-Lead TO-220
Thermal Resistance (Junction-to-Case) = 3°C/W
Calculating Junction Temperature
Example: Given an output voltage of 0.9V, a V CONTROL
voltage of 3.3V ±10%, an IN voltage of 1.5V ±5%, output
current range from 1mA to 1A and a maximum ambient
temperature of 50°C, what will the maximum junction
temperature be for the DFN package on a 2500mm 2 board
with topside copper area of 500mm 2 ?
3080fc
14
相关PDF资料 |
PDF描述 |
|---|---|
| ACM25DRYF | CONN EDGECARD 50POS DIP .156 SLD |
| ASM18DRXN | CONN EDGECARD 36POS DIP .156 SLD |
| ASM18DRXH | CONN EDGECARD 36POS DIP .156 SLD |
| HBC25DRYS-S93 | CONN EDGECARD 50POS DIP .100 SLD |
| 1210-682J | INDUCTOR FERRITE CORE 6.8UH SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PIC18LF4320T-I/ML | 功能描述:8位微控制器 -MCU 8KB 512 RAM 36I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC18LF4320T-I/PT | 功能描述:8位微控制器 -MCU 8KB 512 RAM 36I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC18LF4321-I/ML | 功能描述:8位微控制器 -MCU 44 Pin 4 KB FL 512 RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC18LF4321-I/P | 功能描述:8位微控制器 -MCU 40 Pin 4 KB FL 512 RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC18LF4321-I/PT | 功能描述:8位微控制器 -MCU 4KB FL 512 RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。