- 您现在的位置：买卖IC网 > PDF目录370005 > PLDC20RA10 (Cypress Semiconductor Corp.) Reprogrammable Asynchronous CMOS Logic Device(重复编程异步CMOS逻辑器件) PDF资料下载
参数资料
| 型号： | PLDC20RA10 |
| 厂商： | Cypress Semiconductor Corp. |
| 英文描述： | Reprogrammable Asynchronous CMOS Logic Device(重复编程异步CMOS逻辑器件) |
| 中文描述： | 可再编程逻辑器件的CMOS异步（重复编程异步的CMOS逻辑器件） |
| 文件页数： | 7/13页 |
| 文件大小： | 372K |
| 代理商： | PLDC20RA10 |
PLDC20RA10
7
Switching Characteristics
Over the Operating Range
[3, 7, 8]
Parameter
t
PD
Description
Commercial
–15
Min.
Max.
15
Military
–25
Min.
Unit
ns
–20
–20
–35
Min.
Max.
20
Min.
Max.
20
Max.
25
Min.
Max.
35
Input or Feedback to
Non-Registered Output
Input to Output Enable
Input to Output
Disable
Pin 13 to Output
Enable
Pin 13 to Output
Disable
Clock to Output
Input or Feedback
Set-Up Time
Hold Time
Clock Period
(t
SU
+ t
CO)
Clock Width HIGH
[5]
Clock Width LOW
[5]
Maximum Frequency
(1/t
P
)
[5]
Input of Asynchronous
Set to Registered Output
Input of Asynchronous
Reset to Registered
Output
Asynchronous Reset
Width
[5]
Asynchronous S-Width
[5]
Asynchronous Set/
Reset Recovery Time
Preload Pulse Width
Preload Set-Up Time
Preload Hold Time
t
EA
t
ER
15
15
20
20
20
20
30
30
35
35
ns
ns
t
PZX
12
15
15
20
25
ns
t
PXZ
12
15
15
20
25
ns
t
CO
t
SU
15
20
20
25
35
ns
ns
7
10
10
15
20
t
H
t
P
3
5
3
5
5
ns
ns
22
30
30
40
55
t
WH
t
WL
f
MAX
10
10
45.5
13
13
33.3
12
12
33.3
18
18
25.0
25
25
18.1
ns
ns
MHz
t
S
15
20
20
25
40
ns
t
R
15
20
20
25
40
ns
t
ARW
15
20
20
25
25
ns
t
ASW
t
AR
15
10
20
12
20
12
25
15
25
20
ns
ns
t
WP
t
SUP
t
HP
Notes:
7.
8.
15
15
15
15
15
15
15
15
15
15
15
15
15
15
15
ns
ns
ns
Part (a) of AC Test Loads was used for all parameters except t
, t
, t
and t
, which use part (b).
The parameters t
and t
are measured as the delay from the input disable logic threshold transition to V
- 0.5 V for an enabled HIGH output or V
OL
+0.5V for an enabled LOW output. Please see part (c) of AC Test Loads and Waveforms for waveforms and measurement reference levels.
相关PDF资料 |
PDF描述 |
|---|---|
| PLF8577C | LCD direct/duplex driver with I2C-bus interface |
| PLL0930A | PHASE LOCKED LOOP |
| PLL1000A | PHASE LOCKED LOOP |
| PLL103-02 | DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS |
| PLL103-02XC | DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PLDC20RA10-15HC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:UV-Erasable/OTP PLD |
| PLDC20RA10-15JC | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Reprogrammable Asynchronous CMOS Logic Device |
| PLDC20RA10-15PC | 制造商:Rochester Electronics LLC 功能描述:1/2 PWR 24-PIN ASYNCH PLD - Bulk |
| PLDC20RA10-15WC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:UV-Erasable/OTP PLD |
| PLDC20RA10-20DI | 制造商:未知厂家 制造商全称:未知厂家 功能描述:UV-Erasable/OTP PLD |
发布紧急采购，3分钟左右您将得到回复。