- 您现在的位置：买卖IC网 > PDF目录378051 > PM25LV010-25SC (PMC-Sierra, Inc.) 4 Mbit Uniform Sector, Serial Flash Memory PDF资料下载
参数资料
| 型号： | PM25LV010-25SC |
| 厂商： | PMC-Sierra, Inc. |
| 元件分类： | DRAM |
| 英文描述： | 4 Mbit Uniform Sector, Serial Flash Memory |
| 中文描述： | 4兆位统一部门，串行闪存 |
| 文件页数： | 8/24页 |
| 文件大小： | 108K |
| 代理商： | PM25LV010-25SC |
8
Programmable Microelectronics Corp.
Issue Date: December, 2003, Rev: 1.3
PMC
Pm25LV512/010
t
B
n
o
n
D
)
D
R
(
0
t
B
.
o
D
A
n
E
s
R
s
e
y
e
c
c
e
e
w
d
e
e
h
h
s
s
e
e
c
n
c
n
0
1
=
=
0
0
S
t
t
U
B
B
B
s
e
c
e
d
e
h
d
n
a
s
s
e
.
)
N
E
W
(
1
t
B
.
D
E
.
L
B
D
E
A
L
N
B
E
A
E
N
T
R
E
W
T
R
t
n
W
s
s
e
e
c
e
c
e
d
d
e
e
h
h
s
s
e
e
c
n
c
n
0
1
=
=
1
1
t
t
B
B
E
)
P
B
(
2
t
B
.
e
a
T
e
e
S
)
P
B
(
3
t
B
.
e
a
T
e
e
S
.
y
c
e
w
l
n
n
a
n
n
s
e
c
e
d
n
e
h
w
s
0
e
6
s
B
)
N
E
P
W
(
7
t
B
.
P
W
(
n
.
P
W
(
t
e
P
n
e
W
t
e
P
f
n
o
n
u
W
e
h
.
d
e
h
s
s
k
e
c
o
v
a
r
6
0
1
=
=
N
N
a
T
E
E
P
P
e
e
W
W
S
e
e
.
y
c
e
w
l
n
n
a
g
n
d
s
1
e
7
s
B
Table 4.
Read Status Register Bit Definition
WRITE STATUS REGISTER (WRSR):
The WRSR instruction allows the user to select one of four levels of protec-
tion for the Pm25LV010. The Pm25LV010 is divided into four blocks where the top quarter (1/4), top half (1/2), or all
of the memory blocks can be protected (locked out) from write. The Pm25LV512 is divided into 2 blocks where all
of the memory blocks can be protected (locked out) from write. Any of the locked-out blocks will therefore be READ
only. The locked-out block and the corresponding status register control bits are shown in Table 5.
The three bits, BP0, BP1, and WPEN, are nonvolatile cells that have the same properties and functions as the
regular memory cells (e.g., WREN, RDSR).
WRITE ENABLE (WREN):
The device will power up in the write disable state when Vcc is applied. All write
instructions must therefore be preceded by the WREN instruction.
WRITE DISABLE (WRDI):
To protect the device against inadvertent writes, the WRDI instruction disables all write
commands. The WRDI instruction is independent of the status of the WP# pin.
READ STATUS REGISTER (RDSR):
The RDSR instruction provides access to the status register. The READY/
BUSY and write enable status of the device can be determined by the RDSR instruction. Similarly, the Block Write
Protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction.
During internal write cycles, all other commands will be ignored except the RDSR instruction.
7
t
B
6
t
B
5
t
B
4
t
B
3
t
B
2
t
B
1
t
B
0
t
B
N
E
P
W
X
X
X
1
P
B
0
P
B
N
E
W
Y
D
R
Table 3.
Status Register Format
相关PDF资料 |
PDF描述 |
|---|---|
| PM25LV010-25SCE | 4 Mbit Uniform Sector, Serial Flash Memory |
| PM25LV512-25QC | 4 Mbit Uniform Sector, Serial Flash Memory |
| PM25LV512-25QCE | 4 Mbit Uniform Sector, Serial Flash Memory |
| PM25LV512-25SC | 4 Mbit Uniform Sector, Serial Flash Memory |
| PM25LV512-25SCE | 4 Mbit Uniform Sector, Serial Flash Memory |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PM25LV010-25SCE | 制造商:PMC 制造商全称:PMC 功能描述:512 Kbit / 1 Mbit 3.0 Volt-only, Serial Flash Memory With 25 MHz SPI Bus Interface |
| PM25LV512 | 制造商:PMC 制造商全称:PMC 功能描述:512 Kbit / 1 Mbit 3.0 Volt-only, Serial Flash Memory With 25 MHz SPI Bus Interface |
| PM25LV512-25QC | 制造商:PMC 制造商全称:PMC 功能描述:512 Kbit / 1 Mbit 3.0 Volt-only, Serial Flash Memory With 25 MHz SPI Bus Interface |
| PM25LV512-25QCE | 制造商:PMC 制造商全称:PMC 功能描述:512 Kbit / 1 Mbit 3.0 Volt-only, Serial Flash Memory With 25 MHz SPI Bus Interface |
| PM25LV512-25SC | 制造商:PMC 制造商全称:PMC 功能描述:512 Kbit / 1 Mbit 3.0 Volt-only, Serial Flash Memory With 25 MHz SPI Bus Interface |
发布紧急采购，3分钟左右您将得到回复。