参数资料
型号: PM7328-BI
厂商: PMC-SIERRA INC
元件分类: 数字传输电路
英文描述: ATM LAYER SOLUTION
中文描述: ATM NETWORK INTERFACE, PBGA432
封装: 40 X 40 MM, 1.54 MM HEIGHT, 1.27 MM PITCH, SBGA-432
文件页数: 1/2页
文件大小: 57K
代理商: PM7328-BI
PM7328
Release
ATM Layer Solution
S/UNI-ATLAS-1K800
PMC-2010037 (r2)
PROPRIETARY AND CONFIDENTIAL TO PMC
-
SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
Copyright PMC
-
Sierra, Inc. 2001
FEATURES
Monolithic single chip device which
handles bi-directional ATM Layer
functions including VPI/VCI address
translation, cell appending, policing
(ingress only), cell counting and OAM
requirements for 1024 VCs (virtual
connections).
Instantaneous bi-directional transfer
rate of 800 Mbit/s supports a bi-
directional cell transfer rate of
1.42x10
6
cell/s.
Ingress input interface supports an 8 or
16 bit PHY interface using direct
addressing for up to 4 PHY devices
(Utopia Level 1) and Multi-PHY
addressing for up to 32 PHY devices
(Utopia Level 2).
Ingress output interface supports an 8
or 16 bit SCI-PHY (52 - 64 byte cell)
interface (Utopia Level 1) to a switch
fabric.
Egress input and output interfaces
support an 8 or 16 bit SCI-PHY (52 -
64 byte cell) interface using direct
addressing for up to 4 PHY devices
(Utopia Level 1) and Multi-PHY
addressing for up to 32 PHY devices
(Utopia Level 2).
Compatible with the PM7329 S/UNI-
APEX-1K800 Traffic Manager, and
PMC-Sierra’s VORTEX Architecture.
Ingress functionality includes a highly
flexible search engine that covers the
entire PHYID/VPI/VCI address range,
dual leaky bucket policing, per-VC cell
counts, OAM-FM and OAM-PM
processing.
Egress functionality includes direct
address lookup, per-VC cell counts,
OAM-FM and OAM-PM processing.
Per-PHY output buffering scheme
resolves the head-of-line blocking
issue.
Includes a FIFO buffered 16-bit
microprocessor bus interface for cell
insertion and extraction, deterministic
VC Table access, status monitoring
and configuration of the device.
Supports DMA access for cell
extraction.
The UTOPIA and external SRAM
interfaces are 52 MHz max.
POLICING
ITU-I.371, ATM Forum TM4.0
compliant, per-VC programmable dual
leaky bucket policing with a
programmable action (tag, discard, or
count only) for each bucket, each with
3 programmable 16 bit non-compliant
cell counts.
Per-PHY single leaky bucket policing
with a programmable action (tag,
discard, or count only).
Ingress
Search
Engine
Ingress
Cell
Processor
Ingress
Output Cell
Interface
Ingress
Input Cell
Interface
Ingress
Backward
Cell
Interface
PHY
Statistics
Collection
Egress
Backward
Cell
Interface
Egress
Input Cell
Interface
JTAG
Interface
Egress
Microprocessor Cell
Interface
Microprocessor Interface
Egress
Output Cell
Egress
Cell
Processor
I
I
I
I
I
I
I
I
ODAT[15:0]
OPRTY
OSOC
OFCLK
OCA
ORDENB
OTSEN
IDAT[15:0]
IPRTY
IFCLK
ISOC
ICA[1]
IWRENB[1]
IAVALID/ICA[4]
IADDR[4:3]/ICA[3:2]
IADDR[2:0]/IWRENB[4:2]
IPOLL
E
SCI-PHY Level 1/ Level
2 Interface (Slave)
SCI-PHY Level 1
Interface (Slave)
E
E
E
E
E
E
E
SCI-PHY Level 1/ Level
2 Interface (Master)
TDAT[15:0]
TPRTY
TWRENB[1]
TCA[1]
TADDR[4:3]/TCA[3:2]
TAVALID/TCA[4]
TADDR[2:0]/TDWRENB[4:2]
TSOC
TFCLK
TPOLL
RDAT[15:0]
RPRTY
RDRENB[1]
RCA[1]
RADDR[4:3]/RCA[3:2]
RAVALID/RCA[4]
RADDR[2:0]/RRDENB[4:2]
RSOC
RFCLK
RPOLL
SCI-PHY Level 1/ Level 2
Interface (Master)
Ingress
Microprocessor Cell
Interface
To External Synchronous SRAM
To External Synchronous SRAM
BLOCK DIAGRAM
相关PDF资料
PDF描述
PM7329-BI ATM TRAFFIC MANAGER AND SWITCH
PM7329 ATM TRAFFIC MANAGER AND SWITCH
PM7339 Quad Cell Delineation Block Device
PM7340 S/UNI INVERSE MULTIPLEXING FOR ATM, 8 LINKS
PM7340-PI SCREW,WING
相关代理商/技术参数
参数描述
PM7329 制造商:PMC 制造商全称:PMC 功能描述:Packet/ATM Traffic Manager and Switch
PM7329-BI 制造商:PMC 制造商全称:PMC 功能描述:ATM TRAFFIC MANAGER AND SWITCH
PM733 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC
PM7339 制造商:PMC 制造商全称:PMC 功能描述:SATURN USER NETWORK INTERFACE CELL DELINEATION BLOCK