- 您现在的位置：买卖IC网 > PDF目录376258 > PSD301-15JM (意法半导体) Low Cost Field Programmable Microcontroller Peripherals PDF资料下载
参数资料
| 型号： | PSD301-15JM |
| 厂商： | 意法半导体 |
| 英文描述： | Low Cost Field Programmable Microcontroller Peripherals |
| 中文描述： | 低成本现场可编程微控制器外围设备 |
| 文件页数： | 26/85页 |
| 文件大小： | 691K |
| 代理商： | PSD301-15JM |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页
PSD3XX Famly
23
12.0
Control Signals
(cont.)
12.5 A19/CSI
This pin is configured using PSDsoft to be either a chip select for the entire PSD device or
an additional PAD input. If your MCU can generate a chip-select signal, and you wish to
save power, use the PSD chip select feature. Otherwise, use this pin as an address or logic
input.
J
When configured as CSI (active-low PSD chip select): a low on this pin keeps the PSD
in normal operation. However, when a high is detected on the pin, the PSD
enters Power-down Mode. See Tables 7A and 7B for information on signal states
during Power-down Mode. See section 16 for details about the reduction of power
consumption.
J
When configured as A19, the pin can be used as an additional input to the PADs.
It can be used for address or logic. It can also be ALE/AS dependent or a transparent
input, which is determined by your PSDsoft design file. In A19 mode, the PSD is always
enabled.
Port
Configuration Mode(s)
State
AD0–A0/AD15/A15
All
MCU I/O
Tracking AD0/A0-AD7/A7
Latched Address Out
MCU I/O
Chip Select Outputs, CS0–CS7, CMOS
Chip Select Outputs, CS0–CS7, Open Drain
Address or Logic Inputs, A16-A18
Chip Select Outputs, CS8–CS10, CMOS only
Input (Hi-Z)
Unchanged
Input (Hi-Z)
Logic 1
Unchanged
Logic 1
Hi-Z
Input (Hi-Z)
Logic 1
Port Pins PA0–PA7
Port Pins PB0–PB7
Port Pins PC0–PC2
Table 7A. Signal States During Power-Down Mode
Internal Signal State
During Power-Down
Component
Internal Signal
PAD A and PAD B
CS0–CS10
Logic 1 (inactive)
CSADIN, CSADOUT1,
CSADOUT2, CSIOPORT,
ES0-ES7, RS0
Logic 0 (inactive)
All registers in CSIOPORT
address space, including:
Direction
Data
Page
PMR (turbo bit, ZPSD only)
N/A
All unchanged
Table 7B. Internal States During Power-down
NOTE:
N/A = Not Applicable
相关PDF资料 |
PDF描述 |
|---|---|
| PSD301-20J | Low Cost Field Programmable Microcontroller Peripherals |
| PSD301-20JI | Low Cost Field Programmable Microcontroller Peripherals |
| PSD301-20JM | Low Cost Field Programmable Microcontroller Peripherals |
| PSD953212MIT | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD814F2-12 | Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PSD30115LI | 制造商:wsi 功能描述:_ |
| PSD301-15LI | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
| PSD301-15-LI | 制造商:wsi 功能描述:_ |
| PSD301-15LM | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
| PSD301-15Q | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
发布紧急采购，3分钟左右您将得到回复。