参数资料
型号: PSD301-20J
厂商: 意法半导体
英文描述: Low Cost Field Programmable Microcontroller Peripherals
中文描述: 低成本现场可编程微控制器外围设备
文件页数: 10/85页
文件大小: 691K
代理商: PSD301-20J
PSD3XX Famly
7
7.0
ZPSD
Background
(cont.)
Integrated Power Management
TM
Operation
Upon each address or logic input change to the ZPSD, the device powers up from low
power standby for a short time. Then the ZPSD consumes only the necessary power to
deliver new logic or memory data to its outputs as a response to the input change. After the
new outputs are stable, the ZPSD latches them and automatically reverts back to standby
mode. The I
CC
current flowing during standby mode and during DC operation is identical
and is only a few microamperes.
The ZPSD automatically reduces its DC current drain to these low levels and does not
require controlling by the CSI (Chip Select Input). Disabling the CSI pin unconditionally
forces the ZPSD to standby mode independent of other input transitions.
The only significant power consumption in the ZPSD occurs during AC operation.
The ZPSD contains the first architecture to apply zero power techniques to memory and
logic blocks.
Figure 2 compares ZPSD zero power operation to the operation of a discrete solution.
A standard microcontroller (MCU) bus cycle usually starts with an ALE (or AS) pulse and
the generation of an address. The ZPSD detects the address transition and powers up for a
short time. The ZPSD then latches the outputs of the PAD, EPROM and SRAM to the new
values. After finishing these operations, the ZPSD shuts off its internal power, entering
standby mode. The time taken for the entire cycle is less than the ZPSD’s “access time.”
The ZPSD will stay in standby mode while its inputs are not changing between bus cycles.
In an alternate system implementation using discrete EPROM, SRAM, and other discrete
components, the system will consume operating power during the entire bus cycle. This
is because the chip select inputs on the memory devices are usually active throughout
the entire cycle. The AC power consumption of the ZPSD may be calculated using the
composite frequency of the MCU address and control signals, as well as any other logic
inputs to the ZPSD.
ALE
DISCRETE EPROM, SRAM & LOGIC
ADDRESS
EPROM
ACCESS
SRAM
ACCESS
EPROM
ACCESS
I
CC
ZPSD
ZPSD
ZPSD
TIME
Figure 2. ZPSDPower Operation vs. Dscrete Implementation
相关PDF资料
PDF描述
PSD301-20JI Low Cost Field Programmable Microcontroller Peripherals
PSD301-20JM Low Cost Field Programmable Microcontroller Peripherals
PSD953212MIT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD814F2-12 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD814F2-15 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
相关代理商/技术参数
参数描述
PSD301-20JI 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
PSD301-20JM 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
PSD301-20LI 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral
PSD301-20LM 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral
PSD301-20Q 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral