参数资料
型号: PSD312V-25J
厂商: 意法半导体
英文描述: Shielded Paired Cable; Number of Conductors:38; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyvinylchloride (PVC); Number of Pairs:19; Impedance:75ohm; Leaded Process Compatible:Yes; Voltage Nom.:300V RoHS Compliant: Yes
中文描述: 低成本现场可编程微控制器外围设备
文件页数: 18/85页
文件大小: 691K
代理商: PSD312V-25J
15
PSD3XX Famly
10.0
I/OPort
Functions
The PSD3XX has three I/O ports (Ports A, B, and C) that are configurable at the bit level.
This permits great flexibility and a high degree of customization for specific applications.
The next section describes the control registers for the ports. Following that are sections
that describe each port. Figures 5 through 7 show the structure of Ports A through C,
respectively.
Note:
any unused input should be connected directly to ground or pulled up to V
CC
(using a 10K
to 100K
resistor).
10.1 CSIOPORT Registers
Control of the ports is primarily handled through the CSIOPORT registers. There are 24
bytes in the address space, starting at the base address labeled CSIOPORT. Since the
PSD3XX uses internal address lines A15-A8 for decoding, the CSIOPORT space will
occupy 2 Kbytes of memory, on a 2 Kbyte boundary. This resolution can be improved to
reduce wasted address space by connecting lower order address lines (A7 and below)
to Port C. Using this method, resolution down to 256 Kbytes may be achieved. The
CSIOPORT space
must be defined in your PSDsoft design file
. The following tables list
the registers located in the CSIOPORT space.
16-Bit Users Note
When referring to Table 5B, realize that Ports A and B are still accessible on a byte basis.
Note: When accessing Port B on a 16-bit data bus, BHE must be low.
Table 5A. CSIOPORT Registers for 8-Bit Data Busses
NOTE:
1. ZPSD only.
Ofset (in hex)
fromCSIOPORT
Base Address
Type of
Access
Allowed
Register Name
Port A Pin Register
Port A Direction Register
Port A Data Register
Port B Pin Register
Port B Direction Register
Port B Data Register
Power Management Register (Note 1)
Page Register
+2
+4
+6
+3
+5
+7
+10
+18
Read
Read/Write
Read/Write
Read
Read/Write
Read/Write
Read/Write
Read/Write
Table 5B. CSIOPORT Registers for 16-Bit Data Busses
NOTE:
1. ZPSD only.
Ofset (in hex)
fromCSIOPORT
Base Address
Type of
Access
Allowed
Register Name
Port A/B Pin Register
Port A/B Direction Register
Port A/B Data Register
Power Management Register (Note 1)
Page Register
+2
+4
+6
+10
+18
Read
Read/Write
Read/Write
Read/Write
Read/Write
相关PDF资料
PDF描述
PSD312V-25JI Shielded Multiconductor Cable; Jacket Material:Polyvinylchloride (PVC); Leaded Process Compatible:Yes RoHS Compliant: Yes
PSD312V-25JM Shielded Paired Cable; Number of Conductors:50; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Material:Polyvinylchloride (PVC); Number of Pairs:25; Impedance:75ohm; Leaded Process Compatible:Yes; Voltage Nom.:300V RoHS Compliant: Yes
PSD313R-25JM Network Hub; For Use With:AX-8000 PowerSense Series Hubs; Leaded Process Compatible:Yes RoHS Compliant: Yes
PSD313V-15J Low Cost Field Programmable Microcontroller Peripherals
PSD313V-15JI Low Cost Field Programmable Microcontroller Peripherals
相关代理商/技术参数
参数描述
PSD312V-25JI 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
PSD312V-25JM 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
PSD312V-70J 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
PSD312V-70JI 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
PSD312V-70JM 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals