收藏本站
参数资料
型号： PSD4135F3-B-12B81I
厂商： 意法半导体
英文描述： Flash In-System-Programmable Peripherals for 16-Bit MCUs
中文描述： Flash在系统可编程外设的16位微控制器
文件页数： 12/93页
文件大小： 503K
代理商： PSD4135F3-B-12B81I
Preliminary Information
PSD4000 Series
Pin*
(TQFP
Pin Name Pkg.)
Type
Description
Reset
39
I
Active low input. Resets I/O Ports, PLD Micro
Cells, some of
the configuration registers and JTAG registers. Must be active
at power up. Reset also aborts the Flash programming/erase
cycle that is in progress.
PA0-PA7
51-58
I/O
Port A, PA0-7. This port is pin configurable and has multiple
functions:
1. MCU I/O — standard output or input port
2. GPLD output.
3. Input to the PLD (can also be PLD input for address A16
and above).
CMOS
or Open
Drain
PB0-PB7
61-68
I/O
Port B, PB0-7. This port is pin configurable and has multiple
functions:
1. MCU I/O — standard output or input port.
2. GPLD output.
3. Input to the PLD (can also be PLD input for address A16
and above).
CMOS
or Open
Drain
PC0-PC7 41-48
I/O
Port C, PC0-7. This port is pin configurable and has multiple
functions:
1. MCU I/O — standard output or input port.
2. External chip select (ECS0-7) output.
3. Input to the PLD (can also be PLD input for address A16
and above).
CMOS
or Slew
Rate
PD0
79
I/O
Port D pin PD0 can be configured as:
1. ALE or AS input — latches addresses on ADIO0-15 pins
2. AS input — latches addresses on ADIO0-15 pins on the
rising edge.
3. Input to the PLD (can also be PLD input for address A16
and above).
CMOS
or Open
Drain
PD1
80
I/O
Port D pin PD1 can be configured as:
1. MCU I/O
2. Input to the PLD (can also be PLD input for address A16
and above).
3. CLKIN clock input — clock input to the GPLD
Micro
Cells, the APD power down counter and GPLD
AND Array.
CMOS
or Open
Drain
PD2
1
I/O
Port D pin PD2 can be configured as:
1. MCU I/O
2. Input to the PLD (can also be PLD input for address A16
and above).
3. CSI input — chip select input. When low, the CSI enables
the internal PSD memories and I/O. When high, the
internal memories are disabled to conserve power. CSI
trailing edge can get the part out of power-down mode.
CMOS
or Open
Drain
PD3
2
I/O
Port D pin PD3 can be configured as:
1. MCU I/O
2. Input to the PLD (can also be PLD input for address A16
and above).
3. WRH — for 16-bit data bus, write to high byte, active low.
CMOS
or Open
Drain
PE0
71
I/O
Port E, PE0. This port is pin configurable and has multiple
functions:
1. MCU I/O — standard output or input port.
2. Latched address output.
3. TMS input for JTAG/ISP interface.
CMOS
or Open
Drain
Table 5.
PSD4000
Pin
Descriptions
(cont.)
9
相关PDF资料
PDF描述
PSD4135G3-B-12B81I Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4235F3-B-12B81I DIODE SCHOTTKY SINGLE 30V 200mW 0.39V-vf 15mA-IFM 1mA-IF 0.2uA-IR SOD-323 3K/REEL
PSD4235G3-B-12B81I DIO SCHOTTKY POWER RECT
PSD4135F3-B-12J Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4135G3-B-12J Flash In-System-Programmable Peripherals for 16-Bit MCUs
相关代理商/技术参数
参数描述
PSD4135F3-B-12J 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4135F3-B-12JI 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4135F3-B-12M 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4135F3-B-12MI 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4135F3-B-12U 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*