参数资料
型号: PSD4235F2V-90UI
厂商: 意法半导体
英文描述: Flash In-System-Programmable Peripherals for 16-Bit MCUs
中文描述: Flash在系统可编程外设的16位微控制器
文件页数: 16/89页
文件大小: 703K
代理商: PSD4235F2V-90UI
PSD4235G2
16/89
Table 13.
Enable-Out Registers – Ports A, B, C, F
Note: Bit Definitions (Read-only registers):
Port pin <i>
0 = Port pin <i> is in tri-state driver (default).
Port pin <i>
1 = Port pin <i> is enabled.
Table 14. Input Macrocells – Ports A, B, C
Note: Bit Definitions (Read-only registers):
Read Input Macrocell (IMC7-IMC0) status on Ports A, B and C.
Table 15. Output Macrocells A Register
Note: Bit Definitions:
Write Register:
Load MCellA7-MCellA0 with 0 or 1.
Read Register:
Read MCellA7-MCellA0 output status.
Table 16. Output Macrocells B Register
Note: Bit Definitions:
Write Register:
Load MCellB7-MCellB0 with 0 or 1.
Read Register:
Read MCellB7-MCellB0 output status.
Table 17. Mask Macrocells A Register
Note: Bit Definitions:
McellA<i>_Prot
0 = Allow MCellA<i> flip-flop to be loaded by MCU (default).
McellA<i>_Prot
1 = Prevent MCellA<i> flip-flop from being loaded by MCU.
Table 18. Mask Macrocells B Register
Note: Bit Definitions:
McellB<i>_Prot
0 = Allow MCellB<i> flip-flop to be loaded by MCU (default).
McellB<i>_Prot
1 = Prevent MCellB<i> flip-flop from being loaded by MCU.
Table 19. Flash Memory Protection Register
Note: Bit Definitions (Read-only register):
Sec<i>_Prot
1 = Primary Flash memory Sector <i> is write protected.
Sec<i>_Prot
0 = Primary Flash memory Sector <i> is not write protected.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Port pin 7
Port pin 6
Port pin 5
Port pin 4
Port pin 3
Port pin 2
Port pin 1
Port pin 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
IMcell 7
IMcell 6
IMcell 5
IMcell 4
IMcell 3
IMcell 2
IMcell 1
IMcell 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Mcella 7
Mcella 6
Mcella 5
Mcella 4
Mcella 3
Mcella 2
Mcella 1
Mcella 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Mcellb 7
Mcellb 6
Mcellb 5
Mcellb 4
Mcellb 3
Mcellb 2
Mcellb 1
Mcellb 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Mcella 7
Mcella 6
Mcella 5
Mcella 4
Mcella 3
Mcella 2
Mcella 1
Mcella 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Mcellb 7
Mcellb 6
Mcellb 5
Mcellb 4
Mcellb 3
Mcellb 2
Mcellb 1
Mcellb 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Sec7_Prot
Sec6_Prot
Sec5_Prot
Sec4_Prot
Sec3_Prot
Sec2_Prot
Sec1_Prot
Sec0_Prot
相关PDF资料
PDF描述
PSD4235F3V-70MI Flash In-System Programmable ISP Peripherals For 16-bit MCUs 5V Supply
PSD4235F3V-70U Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4235F3V-70UI Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4235G1-12MI Flash In-System Programmable ISP Peripherals For 16-bit MCUs 5V Supply
PSD4235G1-12U Flash In-System-Programmable Peripherals for 16-Bit MCUs
相关代理商/技术参数
参数描述
PSD4235G2-70U 功能描述:SPLD - 简单可编程逻辑器件 5.0V 4M 70ns RoHS:否 制造商:Texas Instruments 逻辑系列:TICPAL22V10Z 大电池数量:10 最大工作频率:66 MHz 延迟时间:25 ns 工作电源电压:4.75 V to 5.25 V 电源电流:100 uA 最大工作温度:+ 75 C 最小工作温度:0 C 安装风格:Through Hole 封装 / 箱体:DIP-24
PSD4235G2-90U 功能描述:CPLD - 复杂可编程逻辑器件 5.0V 4M 90ns RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
PSD4235G2-90UI 功能描述:CPLD - 复杂可编程逻辑器件 5.0V 4M 90ns RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
PSD4235G2V-12UI 功能描述:CPLD - 复杂可编程逻辑器件 3.3V 4M 120ns RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
PSD4235G2V-90U 功能描述:CPLD - 复杂可编程逻辑器件 3.3V 4M 90ns RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100