参数资料
型号: PSD4235G2V-A-15JI
厂商: 意法半导体
英文描述: Flash In-System-Programmable Peripherals for 16-Bit MCUs
中文描述: Flash在系统可编程外设的16位微控制器
文件页数: 62/93页
文件大小: 503K
代理商: PSD4235G2V-A-15JI
PSD4000 Series
Preliminary Information
62
9.6.1 Standard JTAG Signals
The JTAG configuration bit (non-volatile) inside the PSD can be set by the user in the
PSDsoft. Once this bit is set and programmed in the PSD, the JTAG pins are dedicated to
JTAG at all times and is in compliance with IEEE 1149.1. After power up the standard
JTAG signals (TDI, TDO TCK and TMS) are inputs, waiting for a serial command from an
external JTAG controller device (such as FlashLink or Automated Test Equipment). When
the enabling command is received from the external JTAG controller, TDO becomes an
output and the JTAG channel is fully functional inside the PSD. The same command that
enables the JTAG channel may optionally enable the two additional JTAG pins, TSTAT
and TERR.
The PSD4000 supports JTAG ISP commands, but not Boundary Scan. ST’s PSDsoft
software tool and FlashLink JTAG programming cable implement these JTAG-ISP
commands.
9.6.2 JTAG Extensions
TSTAT and TERR are two JTAG extension signals enabled by a JTAG command received
over the four standard JTAG pins (TMS, TCK, TDI, and TDO). They are used to speed
programming and erase functions by indicating status on PSD pins instead of
having to scan the status out serially using the standard JTAG channel. See Application
Note 54.
TERR will indicate if an error has occurred when erasing a sector or programming a byte in
Flash memory. This signal will go low (active) when an error condition occurs, and stay
low until a special JTAG command is executed or a chip reset pulse is received after an
“ISC-DISABLE” command.
TSTAT behaves the same as the Rdy/Bsy signal described in section 9.1.1.2. TSTAT will
be high when the PSD4000 device is in read array mode (Flash memory and Boot Block
contents can be read). TSTAT will be low when Flash memory programming or erase
cycles are in progress, and also when data is being written to the Secondary Flash Block.
TSTAT and TERR can be configured as open-drain type signals with a JTAG command.
9.6.3 Security and Flash Memories Protection
When the security bit is set, the device cannot be read on a device programmer or through
the JTAG Port. When using the JTAG Port, only a full chip erase command is allowed.
All other program/erase/verify commands are blocked. Full chip erase returns the part to a
non-secured blank state. The Security Bit can be set in PSDsoft.
All Flash Memory and Boot sectors can individually be sector protected against erasures.
The sector protect bits can be set in PSDsoft.
The
PSD4000
Functional
Blocks
(cont.)
相关PDF资料
PDF描述
PSD4235G2V-A-15M Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4235G2V-A-15MI Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4235G2V-A-15U Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4235G2V-A-15UI Flash In-System-Programmable Peripherals for 16-Bit MCUs
PSD4235G2V-A-20B81 Tantalum Electrolytic Capacitor; Capacitance:100uF; Capacitance Tolerance:+/- 20 %; Working Voltage, DC:10V; Package/Case:7343-31; Terminal Type:PCB SMT; ESR:0.0055ohm; Dielectric Material:Tantalum; Operating Temp. Max:105 C
相关代理商/技术参数
参数描述
PSD4256G6V-10UI 功能描述:CPLD - 复杂可编程逻辑器件 3.3V 8M 100ns RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
PSD4-36 制造商:Tamura Corporation of America 功能描述:
PSD-45 制造商:MEANWELL 制造商全称:Mean Well Enterprises Co., Ltd. 功能描述:45W DC-DC Single Output Switching Power Supply
PSD-45_11 制造商:MEANWELL 制造商全称:Mean Well Enterprises Co., Ltd. 功能描述:45W DC-DC Single Output Switching Power Supply
PSD-45A-05 功能描述:线性和开关式电源 30W 5Vout 6A Input 9.2-18VDC RoHS:否 制造商:TDK-Lambda 产品:Switching Supplies 开放式框架/封闭式:Enclosed 输出功率额定值:800 W 输入电压:85 VAC to 265 VAC 输出端数量:1 输出电压(通道 1):20 V 输出电流(通道 1):40 A 商用/医用: 输出电压(通道 2): 输出电流(通道 2): 安装风格:Rack 长度: 宽度: 高度: