参数资料
型号: PSD501B1-C-70L
厂商: 意法半导体
英文描述: Low Cost Field Programmable Microcontroller Peripherals
中文描述: 低成本现场可编程微控制器外围设备
文件页数: 17/153页
文件大小: 1036K
代理商: PSD501B1-C-70L
PSD5XX Famly
14
9.1.1 The DPLD
The DPLD is used for internal address decoding generating the following eight
chip select signals:
J
ES0 – ES3
EPROM selects, block 0 to block 3
J
RS0
SRAM block select
J
CSIOP
I/O Decoder chip select
J
PSEL0 – PSEL1
Peripheral I/O mode select signals
The I/O Decoder enabled by the CSIOP generates chip selects for on-chip registers or I/O
ports based on address inputs A[7:0].
As shown in Figure 5, the DPLD consists of a large programmable AND ARRAY. There are
a total of 61 inputs and 8 outputs. Each output consists of a single product term. Although
the user can generate select signals from any of the inputs, the select signals are typically a
function of the address and Page Register inputs. The select signals, which are active High,
are defined by the user in the ABEL file (PSDabel).
The address line inputs to the DPLD include A0, A1 and A8 – A15. If more address lines
are needed, the user can bring in the lines through Port A to the DPLD.
9.1.2 The GPLD
The structure of the General Purpose PLD consists of a programmable AND ARRAY and
3 sets of I/O Macrocells. The ARRAY has 61 input signals, same as the DPLD. From these
inputs, “ANDed” functions are generated as product term inputs to the macrocells. The I/O
Macrocell sets are named after the I/O Ports they are linked to, e.g., the macrocells
connected to Port A are named PA Macrocells. The 3 sets of macrocells, PA, PB and PE,
are similar in structure and function.
Figure 6 shows the output/input path of a GPLD macrocell to the Port pin with which it is
associated. If the Port pin is specified as a GPLD output pin in PSDsoft, the MUX in the I/O
Port Cell selects the GPLD macrocell as an output of the Port pin. The output enable signal
to the buffer in the I/O cell can be controlled by a product term from the AND ARRAY.
If the Port pin is specified as a ZPLD input pin, the MUX in the GPLD macrocell selects the
Port input signal to be one of the 61 signals in the ZPLD Input Bus.
The PSD5XX
Architecture
相关PDF资料
PDF描述
PSD511B1-C-70L Low Cost Field Programmable Microcontroller Peripherals
PSD501B1-C-70U Low Cost Field Programmable Microcontroller Peripherals
PSD512B1 Field Programmable Microcontroller Peripherals(可编程逻辑,16K位SRAM,40个可编程I/O,通用PLD有61个输入)
PSD513B1 Field Programmable Microcontroller Peripherals(可编程逻辑,16K位SRAM,40个可编程I/O,通用PLD有61个输入)
PSD611E1 Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可编程逻辑,4K位SRAM,26个可编程I/O,通用PLD有63个输入)
相关代理商/技术参数
参数描述
PSD501B1-C-70U 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
PSD501B1-C-90JI 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
PSD501B1C-90JI 功能描述:SPLD - 简单可编程逻辑器件 5.0V 256K 90ns RoHS:否 制造商:Texas Instruments 逻辑系列:TICPAL22V10Z 大电池数量:10 最大工作频率:66 MHz 延迟时间:25 ns 工作电源电压:4.75 V to 5.25 V 电源电流:100 uA 最大工作温度:+ 75 C 最小工作温度:0 C 安装风格:Through Hole 封装 / 箱体:DIP-24
PSD501B1-C-90UI 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
PSD501H 制造商:PACELEADER 制造商全称:PACELEADER INDUSTRIAL 功能描述:SURFACE MOUNT SCHOTTKY BARRIER DIODES