- 您现在的位置：买卖IC网 > PDF目录368228 > PSD502B1 Field Programmable Microcontroller Peripherals(可编程逻辑，16K位SRAM,40个可编程I/O,通用PLD有61个输入) PDF资料下载
参数资料
| 型号： | PSD502B1 |
| 英文描述： | Field Programmable Microcontroller Peripherals(可编程逻辑，16K位SRAM,40个可编程I/O,通用PLD有61个输入) |
| 中文描述： | 现场可编程微控制器外围设备（可编程逻辑，16K的位的SRAM，40余个可编程输入/输出，通用PLD的有61个输入） |
| 文件页数： | 4/130页 |
| 文件大小： | 704K |
| 代理商： | PSD502B1 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页
PSD5XX Famly
6-4
General
Description
(Cont.)
At the core of the PSD5XX are dedicated ZPLDs based on the functions they perform:
J
Decoding ZPLD (DPLD)
J
General Purpose ZPLD (GPLD)
J
Peripheral ZPLD (PPLD)
All ZPLDs receive the same inputs through the ZPLD bus and are differentiated by their
output destinations. The Decoder PLD (DPLD ) has as its main function to perform address
space decoding for the internal I/O Ports, Peripherals, four blocks of EPROM, standby
SRAM and peripheral mode of Port A. The address decoding can be based on any address
input, control signal (RD, PSEN, etc.) and page logic. Address inputs originate from either
the microcontroller interface (ADIO Port) or other I/O Ports for additional decoding. The
DPLD also supports special requirements of 8031 architecture based designs that need to
store data in the EPROM or execute programs from the SRAM.
The general purpose PLD (GPLD) is a general purpose ZPLD that can be used to
implement state machines and logic . The GPLD has up to 61 inputs, 118 product terms,
24 flexible macrocells and 24 I/O pins that are connected to Ports A, B and E. The GPLD
can also decode the microcontroller address bus and generate chip selects to external
peripherals or memories.
The peripheral PLD (PPLD) generates outputs to the Counter/Timer unit and the Interrupt
Controller. The PPLD outputs to the Counter/Timer enable, disable or trigger counting or
time capture. This unique capability enables the user to implement in the PPLD the exact
conditions for the timer to count or generate an output. The PPLD also generates four
outputs to the Interrupt Controller which enables the user to define the exact conditions for
interrupt generation.
The ZPLDs are designed to consume minimum power using Zero Power design techniques.
A configuration bit (Turbo bit), that can be set by the MCU, will automatically place the
ZPLDs into standby if no inputs are changing. Any unused product terms will be turned off
during programming and will not consume any power in the system.
The PSD5XX has 40 I/O pins that are divided into 5 ports. Each I/O pin can be individually
configured to provide many functions. Ports A, B and E have the capability to be
configured as standard MCU I/O ports, GPLD I/O, latched address outputs for multiplexed
address/data controllers, or special function I/O (e. g., Counter/Timer and Interrupts).
Ports C and D are standard I/O ports that can also be configured as ZPLD inputs or data
bus for microcontrollers with non-multiplexed bus.
The PSD5XX can easily interface with no “glue-logic” to a variety of 8 and 16-bit
microcontrollers with a multiplexed or non-multiplexed bus. All of the control signals are
connected to the three ZPLDs enabling the user to generate timing and decoding signals for
external peripherals. For controllers that do not have a Reset output, the PSD5XX can
generate a RESET output based on its RESET input that includes hysteresis.
The Counter/Timer unit provides four 16 bit highly flexible Counter/Timers. Each
Counter/Timer has five modes of operation: pulse, waveform, event counting, time capture
and watchdog (Real Time Clock). Counter 2 can operate as a Watch Dog Timer. Each
Counter/Timer can be programmed to count up or down. The inputs to the Counter/Timer
unit, which enable/disable counting or triggering an operation, can originate from the PPLD
or directly from the pins. The maximum operating frequency of each counter is 7.5 MHz.
The input clock can be divided (up to 280) before driving the Counter/Timer unit using the 4
to 280 range prescaler .
相关PDF资料 |
PDF描述 |
|---|---|
| PSD503B1 | Field Programmable Microcontroller Peripherals(可编程逻辑，16K位SRAM,40个可编程I/O,通用PLD有61个输入) |
| PSD502B1-12U | 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-204AE package; Similar to IRH7250 with optional Total Dose Rating of 1000kRads |
| PSD502B1-12UI | 250V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-254AA package; A IRHM57264SE with Standard Packaging |
| PSD502B1-15J | 600V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-257AA package. Also available in Radiation Levels up to 300KRad.; Similar to IRHY67C30CM with Optional Total Dose Rating of 300kRads |
| PSD502B1-15JI | 30V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-257AA package; Similar to IRHY57Z30CM with optional Total Dose Rating of 300kRads |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PSD502B1-12J | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
| PSD502B1-12JI | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
| PSD502B1-12LI | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
| PSD502B1-12U | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
| PSD502B1-12UI | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Peripheral |
发布紧急采购，3分钟左右您将得到回复。