- 您现在的位置：买卖IC网 > PDF目录368232 > PSD813F4 Flash In System Programmable Mirocomputer Peripherals(闪速，在系统可编程微控制器外围器件，1M位闪速存储器，256K位EEPROM，16K位SRAM) PDF资料下载
参数资料
| 型号： | PSD813F4 |
| 英文描述： | Flash In System Programmable Mirocomputer Peripherals(闪速，在系统可编程微控制器外围器件，1M位闪速存储器，256K位EEPROM，16K位SRAM) |
| 中文描述： | Flash在系统可编程Mirocomputer外设（闪速，在系统可编程微控制器外围器件，100万位闪速存储器，256K位的EEPROM，16K的位的SRAM） |
| 文件页数： | 10/130页 |
| 文件大小： | 650K |
| 代理商： | PSD813F4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页
PSD813F Famly
Prelimnary
6
PSD813F devices contain several major functional blocks. Figure 1 on page 3 shows the
architecture of the PSD813F device family. The functions of each block are described
briefly in the following sections. Many of the blocks perform multiple functions and are user
configurable.
5.1 Memory
The PSD813F contains the following memories:
A 1 Mbit Flash
An optional secondary 256 Kbit EEPROM or Flash boot memory
An optional 16 Kbit SRAM.
Each of the memories is briefly discussed in the following paragraphs. A more detailed
discussion can be found in section 9.
The 1 Mbit Flash is the main memory of the PSD813F. It is divided into eight equally-sized
sectors that are individually selectable.
The optional 256 Kbit EEPROM or Flash is divided into four equally-sized sectors. Each
sector is individually selectable.
The optional 16 Kbit SRAM is intended for use as a scratchpad memory or as an extension
to the microcontroller SRAM. If an external battery is connected to the PSD813F’s Vstby
pin, data will be retained in the event of a power failure.
Each block of memory can be located in a different address space as defined by the user.
The access times for all memory types includes the address latching and DPLD decoding
time.
5.2 Page Register
The eight-bit Page Register expands the address range of the microcontroller by up to
256 times.The paged address can be used as part of the address space to access external
memory and peripherals or internal memory and I/O. The Page Register can also be used
to change the address mapping of blocks of Flash memory into different memory spaces for
in-circuit reprogramming.
5.3 PLDs
The device contains two PLD blocks, each optimized for a different function, as shown in
Table 2. The functional partitioning of the PLDs reduces power consumption, optimizes
cost/performance, and eases design entry.
The Decode PLD (DPLD) is used to decode addresses and generate chip selects for the
PSD813F internal memory and registers. The CPLD can implement user-defined logic
functions. The DPLD has combinatorial outputs. The CPLD has 16 Output Micro
Cells
and 3 combinatorial outputs. The PSD813F also has 24 Input Micro
Cells that can be
configured as inputs to the PLDs. The PLDs receive their inputs from the PLD Input Bus
and are differentiated by their output destinations, number of Product Terms, and
Micro
Cells.
The PLDs consume minimal power by using Zero-Power design techniques. The speed
and power consumption of the PLD is controlled by the Turbo Bit (ZPSD only) in the
PMMR0 register and other bits in the PMMR2 registers. These registers are set by the
microcontroller at runtime. There is a slight penalty to PLD propagation time when invoking
the ZPSD features.
5.0
PSD813F
Architectural
Overview
Name
Abbreviation
Inputs
Outputs
Product Terms
Decode PLD
Complex PLD
DPLD
CPLD
73
73
17
19
42
140
Table 2. PLDI/OTable
相关PDF资料 |
PDF描述 |
|---|---|
| PSD813F | Flash In-System-Programmable Microcontroller Peripherals(闪速，在系统可编程微控制器外围器件，1M位闪速存储器，256K位EEPROM，16K位SRAM) |
| PSD813FH(中文) | Field Programmble Microcontroller Peripherals With Flash Memory(带闪存的现场可编程微控制器) |
| PSD813FN(中文) | Field Programmble Microcontroller Peripherals(带闪存的现场可编程微控制器) |
| PSD813FN | Field Programmble Microcontroller Peripherals(带闪存的现场可编程微控制器) |
| PSD813FH | Field Programmble Microcontroller Peripherals With Flash Memory(带闪存的现场可编程微控制器) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PSD813F4-15J | 制造商:WSI 功能描述: |
| PSD813F4-15JI | 制造商:WSI 功能描述: |
| PSD813F4A-90J | 功能描述:SPLD - 简单可编程逻辑器件 U 511-PSD813F2A-90J RoHS:否 制造商:Texas Instruments 逻辑系列:TICPAL22V10Z 大电池数量:10 最大工作频率:66 MHz 延迟时间:25 ns 工作电源电压:4.75 V to 5.25 V 电源电流:100 uA 最大工作温度:+ 75 C 最小工作温度:0 C 安装风格:Through Hole 封装 / 箱体:DIP-24 |
| PSD813F4A-90M | 功能描述:SPLD - 简单可编程逻辑器件 U 511-PSD813F2A-90M RoHS:否 制造商:Texas Instruments 逻辑系列:TICPAL22V10Z 大电池数量:10 最大工作频率:66 MHz 延迟时间:25 ns 工作电源电压:4.75 V to 5.25 V 电源电流:100 uA 最大工作温度:+ 75 C 最小工作温度:0 C 安装风格:Through Hole 封装 / 箱体:DIP-24 |
| PSD813F4VA-15J | 功能描述:SPLD - 简单可编程逻辑器件 U 511-PSD813F2VA-15J RoHS:否 制造商:Texas Instruments 逻辑系列:TICPAL22V10Z 大电池数量:10 最大工作频率:66 MHz 延迟时间:25 ns 工作电源电压:4.75 V to 5.25 V 电源电流:100 uA 最大工作温度:+ 75 C 最小工作温度:0 C 安装风格:Through Hole 封装 / 箱体:DIP-24 |
发布紧急采购，3分钟左右您将得到回复。