收藏本站
参数资料
型号： PSD813F
厂商： 意法半导体
英文描述： Flash In-System-Programmable Microcontroller Peripherals(闪速，在系统可编程微控制器外围器件，1M位闪速存储器，256K位EEPROM，16K位SRAM)
中文描述： Flash在系统可编程微控制器外围设备（闪速，在系统可编程微控制器外围器件，100万位闪速存储器，256K位的EEPROM，16K的位的SRAM）
文件页数： 15/130页
文件大小： 650K
代理商： PSD813F
Prelimnary
PSD813F Famly
11
Pin Name Pin* Type
Description
CNTL2
49
I
This port can be used to input the PSEN (Program Select
Enable) signal from any MCU that uses this signal for code
exclusively. If your MCU does not output a Program Select
Enable signal, this port can be used as a generic input. This
port is connected to the PLDs.
Active low reset input. Resets I/O Ports, PLD Micro
Cells
and some of the configuration registers. Must be active at
power up.
These pins make up Port A. These port pins are configurable
and can have the following functions:
1. MCU I/O — write to or read from a standard output or
input port.
2. CPLD Micro
Cell (McellAB0-7) outputs.
3. Inputs to the PLDs.
4. Latched address outputs (see Table 6).
5. Address inputs. For example, PA0-3 could be used for
A[0:3] when using an 80C51XA in burst mode.
6. As the data bus inputs D[0:7] for non-multiplexed
address/data bus MCUs.
7. D0/A16-D3/A19 in M37702M2 mode.
8. Peripheral I/O mode.
Note:
PA0-3 can only output CMOS signals with an option
for high slew rate. However, PA4-7 can be configured as
CMOS or Open Drain Outputs.
These pins make up Port B. These port pins are configurable
and can have the following functions:
1. MCU I/O — write to or read from a standard output or
input port.
2. CPLD Micro
Cell (McellAB0-7 or McellBC0-7) outputs.
3. Inputs to the PLDs.
4. Latched address outputs (see Table 6).
Note:
PB0-3 can only output CMOS signals with an option
for high slew rate. However, PB4-7 can be configured as
CMOS or Open Drain Outputs.
PC0 pin of Port C. This port pin can be configured to have
the following functions:
1. MCU I/O — write to or read from a standard output or
input port.
2. CPLD Micro
Cell (McellBC0) output.
3. Input to the PLDs.
4. TMS Input** for the JTAG Interface.
This pin can be configured as a CMOS or Open Drain output.
PC1 pin of Port C. This port pin can be configured to have
the following functions:
1. MCU I/O — write to or read from a standard output or
input port.
2. CPLD Micro
Cell (McellBC1) output.
3. Input to the PLDs.
4. TCK Input** for the JTAG Interface.
This pin can be configured as a CMOS or Open Drain output.
Reset
48
I
PA0
PA1
PA2
PA3
PA4
PA5
PA6
PA7
29
28
27
25
24
23
22
21
I/O
PB0
PB1
PB2
PB3
PB4
PB5
PB6
PB7
7
6
5
4
3
2
I/O
52
51
PC0
20
I/O
PC1
19
I/O
Table 5.
PSD813F
Pin
Descriptions
(cont.)
相关PDF资料
PDF描述
PSD813FH(中文) Field Programmble Microcontroller Peripherals With Flash Memory(带闪存的现场可编程微控制器)
PSD813FN(中文) Field Programmble Microcontroller Peripherals(带闪存的现场可编程微控制器)
PSD813FN Field Programmble Microcontroller Peripherals(带闪存的现场可编程微控制器)
PSD813FH Field Programmble Microcontroller Peripherals With Flash Memory(带闪存的现场可编程微控制器)
PSD82 Three Phase Rectifier Bridges
相关代理商/技术参数
参数描述
PSD813F1 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F1A 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash in-system programmable (ISP) peripherals for 8-bit MCUs, 5 V
PSD813F1-A 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F1A-12J 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD813F1-A-12JI 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*