ELECTRICAL CHARACTERISTICS
SLTS273E – SEPTEMBER 2006 – REVISED JULY 2009.................................................................................................................................................. www.ti.com
PTH04T261W (Ceramic Capacitors)
TA = 25°C, VI = 5 V, VO = 3.3 V, CI = 300 F ceramic, CO = 300 F ceramic, and IO = IO max (unless otherwise stated)
PARAMETER
TEST CONDITIONS
PTH04T261W
UNIT
MIN
TYP
MAX
IO
Output current
Over VO range
25°C, natural convection
0
3
A
0.69
≤ VO ≤ 1.7
2.2
5.5
VI
Input voltage range
Over IO range
V
1.7 < VO ≤ 3.6 VO+0.5
(1)
5.5
VOADJ
Output voltage adjust range
Over IO range
0.69
3.6
V
Set-point voltage tolerance
±0.5
±1 (2)
%Vo
Temperature variation
–40°C < TA < 85°C
±0.3
%Vo
VO
Line regulaltion
Over VI range
±2
mV
Load regulation
Over IO range
±2
mV
Total output variation
Includes set-point, line, load, –40°C
≤ TA ≤ 85°C
±1.5 (2)
%Vo
RSET = 1.21 k, VO = 3.3 V
95%
RSET = 2.38 k, VO = 2.5 V
93%
RSET = 4.78 k, VO = 1.8 V
91%
η
Efficiency
IO = 3 A
RSET = 7.09 k, VO = 1.5 V
90%
RSET = 12.1 k, VO = 1.2 V
88%
RSET = 20.8 k, VO = 1.0 V
87%
RSET = 689 k, VO = 0.7 V
84%
VO Ripple (peak-to-peak)
20-MHz bandwidth
1
%VO
ILIM
Overcurrent threshold
Reset, followed by auto-recovery
6
A
Recovery time
100
s
w/o TurboTrans
CO= 300 F, TypeA
VO over/undershoot
35
mV
2.5 A/s load step
w/o TurboTrans
Recovery time
100
s
50 to 100% IOmax
CO= 800 F, TypeA
Transient response
mV
VI = 3.3 V
VO over/undershoot
28
RTT = open
VO = 2.5 V
w/ TurboTrans
Recovery time
150
s
CO=800 F, TypeA
mV
VO over/undershoot
18
RTT = 11.3 k
IIL
Track input current (pin 9)
Pin to GND
–130(3)
A
dVtrack/dt
Track slew rate capability
CO ≤ CO (max)
1
V/ms
VI increasing, RUVLO = OPEN
1.95
2.19
Adjustable Under-voltage lockout
UVLOADJ
Vi decreasing, RUVLO = OPEN
1.3
1.5
V
(pin 10)
Hysteresis, RUVLO = OPEN
0.5
Input high voltage (VIH)
Open(4)
V
Inhibit control (pin 10)
Input low voltage (VIL)
-0.2
0.8
Input low current (IIL ), Pin 10 to GND
-235
A
Iin
Input standby current
Inhibit (pin 10) to GND, Track (pin 9) open
5
mA
f s
Switching frequency
Over VI and IO ranges, SmartSync (pin 1) to GND
300
kHz
Synchronization (SYNC)
fSYNC
240
400
kHz
frequency
VSYNCH
SYNC High-Level Input Voltage
2
5.5
V
VSYNCL
SYNC Low-Level Input Voltage
0.8
V
tSYNC
SYNC Minimum Pulse Width
200
nSec
(1)
The minimum input voltage is 2.2 V or (VO + 0.5) V, whichever is greater.
(2)
The set-point voltage tolerance is affected by the tolerance and stability of RSET. The stated limit is unconditionally met if RSET has a
tolerance of 1% with 100 ppm/C or better temperature stability. .
(3)
A low-leakage (<100 nA), open-drain device, such as MOSFET or voltage supervisor IC, is recommended to control pin 9. The
open-circuit voltage is less than VI.
(4)
This control pin has an internal pull-up. Do not place an external pull-up on this pin. If it is left open-circuit, the module operates when
input power is applied. A small, low-leakage (<100 nA) MOSFET is recommended for control. The open-circuit voltage is less than
3.5Vdc. For additional information, see the related application note.
6
Copyright 2006–2009, Texas Instruments Incorporated