参数资料
型号: PZ5128-S10BE
英文描述: Electrically-Erasable Complex PLD
中文描述: 电可擦除复杂可编程逻辑器件
文件页数: 4/22页
文件大小: 180K
代理商: PZ5128-S10BE
Philips Semiconductors
Product specification
PZ5128
128 macrocell CPLD
1997 Aug 12
4
XPLA
ARCHITECTURE
Figure 1 shows a high level block diagram of a 128 macrocell device
implementing the XPLA
architecture. The XPLA
architecture
consists of logic blocks that are interconnected by a Zero-power
Interconnect Array (ZIA). The ZIA is a virtual crosspoint switch. Each
logic block is essentially a 36V16 device with 36 inputs from the ZIA
and 16 macrocells. Each logic block also provides 32 ZIA feedback
paths from the macrocells and I/O pins.
From this point of view, this architecture looks like many other CPLD
architectures. What makes the CoolRunner
family unique is what
is inside each logic block and the design technique used to
implement these logic blocks. The contents of the logic block will be
described next.
LOGIC
BLOCK
I/O
36
16
16
36
16
16
MC0
MC1
MC15
I/O
MC0
MC1
MC15
LOGIC
BLOCK
I/O
36
16
16
36
16
16
MC0
MC1
MC15
I/O
MC0
MC1
MC15
ZIA
LOGIC
BLOCK
LOGIC
BLOCK
LOGIC
BLOCK
I/O
36
16
16
36
16
16
MC0
MC1
MC15
I/O
MC0
MC1
MC15
LOGIC
BLOCK
LOGIC
BLOCK
I/O
36
16
16
36
16
16
MC0
MC1
MC15
I/O
MC0
MC1
MC15
SP00464
LOGIC
BLOCK
Figure 1.
Philips XPLA CPLD Architecture
相关PDF资料
PDF描述
PZ5128-S10BE-S Electrically-Erasable Complex PLD
PZ5128-S10BP Electrically-Erasable Complex PLD
PZ5128-S10BP-S Electrically-Erasable Complex PLD
PZ5128-S12A84 Electrically-Erasable Complex PLD
PZ5128-S12BB1 Electrically-Erasable Complex PLD
相关代理商/技术参数
参数描述
PZ5128-S7BP 制造商: 功能描述: 制造商:undefined 功能描述:
PZ-5-3 制造商:WM BERG 功能描述:
PZ5CG 制造商:未知厂家 制造商全称:未知厂家 功能描述:0.5 KV ISOLATED 0.75 W REGULATED SINGLE OUTPUT SIP7
PZ5CG-0505E 制造商:未知厂家 制造商全称:未知厂家 功能描述:0.5 KV ISOLATED 0.75 W REGULATED SINGLE OUTPUT SIP7
PZ5CG-0512E 制造商:未知厂家 制造商全称:未知厂家 功能描述:0.5 KV ISOLATED 0.75 W REGULATED SINGLE OUTPUT SIP7