- 您现在的位置：买卖IC网 > PDF目录134952 > Q80C32E-L16:RD (ATMEL CORP) 8-BIT, 16 MHz, MICROCONTROLLER, CQFP44 PDF资料下载
参数资料
| 型号： | Q80C32E-L16:RD |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 16 MHz, MICROCONTROLLER, CQFP44 |
| 封装： | CERAMIC, QFP-44 |
| 文件页数： | 11/46页 |
| 文件大小： | 7004K |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
143
7593L–AVR–09/12
AT90USB64/128
15.10.17 TIMSK1 – Timer/Counter1 Interrupt Mask Register
15.10.18 TIMSK3 – Timer/Counter3 Interrupt Mask Register
Bit 5 – ICIEn: Timer/Countern, Input Capture Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Countern Input Capture interrupt is enabled. The corresponding Interrupt
Vector (see “Interrupts” on page 68) is executed when the ICFn Flag, located in TIFRn, is set.
Bit 3 – OCIEnC: Timer/Countern, Output Compare C Match Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Countern Output Compare C Match interrupt is enabled. The corresponding
Interrupt Vector (see “Interrupts” on page 68) is executed when the OCFnC Flag, located in
TIFRn, is set.
Bit 2 – OCIEnB: Timer/Countern, Output Compare B Match Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Countern Output Compare B Match interrupt is enabled. The corresponding
Interrupt Vector (see “Interrupts” on page 68) is executed when the OCFnB Flag, located in
TIFRn, is set.
Bit 1 – OCIEnA: Timer/Countern, Output Compare A Match Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Countern Output Compare A Match interrupt is enabled. The corresponding
Interrupt Vector (see “Interrupts” on page 68) is executed when the OCFnA Flag, located in
TIFRn, is set.
Bit 0 – TOIEn: Timer/Countern, Overflow Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally
enabled), the Timer/Countern Overflow interrupt is enabled. The corresponding Interrupt Vector
(see “Interrupts” on page 68) is executed when the TOVn Flag, located in TIFRn, is set.
15.10.19 TIFR1 – Timer/Counter1 Interrupt Flag Register
15.10.20 TIFR3 – Timer/Counter3 Interrupt Flag Register
Bit
7
65
43
2
1
0
–
–ICIE1
–
OCIE1C
OCIE1B
OCIE1A
TOIE1
TIMSK1
Read/write
R
R/W
R
R/W
Initial value
0
Bit
7
65
43
2
1
0
–
–ICIE3
–
OCIE3C
OCIE3B
OCIE3A
TOIE3
TIMSK3
Read/write
R
R/W
R
R/W
Initial value
0
Bit
7
65
43
21
0
–
–ICF1
–
OCF1C
OCF1B
OCF1A
TOV1
TIFR1
Read/write
R
R/W
R
R/W
Initial value
00
Bit
7
65
43
21
0
–
–ICF3
–
OCF3C
OCF3B
OCF3A
TOV3
TIFR3
Read/write
R
R/W
R
R/W
Initial value
00
相关PDF资料 |
PDF描述 |
|---|---|
| Q80C32E-L16:R | 8-BIT, 16 MHz, MICROCONTROLLER, CQFP44 |
| QS5LV931-80Q | 5LV SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| QS5917T-100TJ | 5917 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
| QS3251S1 | F/FAST SERIES, 1 LINE TO 8 LINE MULTIPLEXER AND DEMUX/DECODER, TRUE OUTPUT, PDSO16 |
| QS3384Q | 3384 SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| Q80N-5 | 制造商:POWERBOX 制造商全称:Powerbox 功能描述:0.5 WATTS - 100 - 10KV SINGLE OUTPUT DC/DC INDUSTRIAL |
| Q-810 | 功能描述:交流电源插头和插座 NEMA L5-15P LOCKING DEVICE RoHS:否 制造商:Hirose Connector 产品:Plugs 系列: 电流额定值:3 A 电压额定值:30 V 安装角:Straight 安装风格:Cable 颜色: 端口数量: |
| Q81022511000000 | 制造商:Epson Electronics America Inc 功能描述:TF2-J4DB1 184.3200MHZ |
| Q811 | 制造商:Captive Fastener Corporation 功能描述: |
| Q-812 | 制造商:Qualtek Electronics Corporation 功能描述:NEMA TWIST-LOCK 制造商:Qualtek Electronics Corporation 功能描述:Nema St Blade Twist Lock |
发布紧急采购，3分钟左右您将得到回复。