- 您现在的位置：买卖IC网 > PDF目录296939 > QL4016-2PF144I (QUICKLOGIC CORP) FPGA, 320 CLBS, 61280 GATES, PQFP144 PDF资料下载
参数资料
| 型号： | QL4016-2PF144I |
| 厂商： | QUICKLOGIC CORP |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 320 CLBS, 61280 GATES, PQFP144 |
| 封装： | 20 X 20 MM, 1.40 MM HEIGHT, TQFP-144 |
| 文件页数： | 43/45页 |
| 文件大小： | 1332K |
| 代理商： | QL4016-2PF144I |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页当前第43页第44页第45页
2007 QuickLogic Corporation
QuickRAM Family Data Sheet Rev. M
7
Figure 5: Loads used for t
PXZ
Table 8: Clock Cells
Symbol
Parameter
Propagation Delays (ns) Fanouta
a. The array distributed networks consist of 40 half columns and the global distributed networks consist of 44 half columns, each driven
by an independent buffer. The number of half columns used does not affect clock buffer delay. The array clock has up to 8 loads per
half column. The global clock has up to 11 loads per half column.
1
2
3
4
8
10
11
t
ACK
Array Clock Delay
1.2
1.3
1.5
1.6
1.7
t
GCKP
Global Clock Pin Delay
0.7
t
GCKB
Global Clock Buffer Delay
0.8
0.90.9
1.11.2
1.3
Table 9: I/O Cell Input Delays
Symbol
Parameter
Propagation Delays (ns) Fanouta
a. Stated timing for worst case Propagation Delay over process variation at V
CC = 3.3 V and TA = 25°C. Multiply by the appropriate
Delay Factor, K, for speed grade, voltage and temperature settings as specified in the Operating Range.
1
2
3
4
8
10
t
I/O
Input Delay (bidirectional pad)
1.3
1.6
1.8
2.1
3.1
3.6
t
ISU
Input Register Set-Up Time
3.1
t
IH
Input Register Hold Time
0.0
t
IOCLK
Input Register Clock to Q
0.7
1.0
1.2
1.5
2.5
3.0
t
IORST
Input Register Reset Delay
0.6
0.9
1.1
1.4
2.4
2.9
t
IESU
Input Register Clock Enable Set-Up Time
2.3
t
IEH
Input Register Clock Enable Hold Time
0.0
Table 10: I/O Cell Output Delays
Symbol
Parameter
Propagation Delays (ns)
Output Load Capacitance (pF)
3
50
75
100
150
t
OUTLH
Output Delay Low to High
2.1
2.5
3.1
3.6
4.7
t
OUTHL
Output Delay High to Low
2.2
2.6
3.2
3.7
4.8
t
PZH
Output Delay Tri-state to High
1.2
1.7
2.2
2.8
3.9
t
PZL
Output Delay Tri-state to Low
1.6
2.0
2.6
3.1
4.2
t
PHZ
Output Delay High to Tri-statea
a. The loads presented in
Figure 5 are used for t
PXZ:
2.0
-
t
PLZ
Output Delay High to Tri-statea
1.2
-
1K Ω
t
5pF
PHZ
PLZ
相关PDF资料 |
PDF描述 |
|---|---|
| QL4016-3CF100C | FPGA, 320 CLBS, 61280 GATES, CQFP100 |
| QL4016-3CF100I | FPGA, 320 CLBS, 61280 GATES, CQFP100 |
| QL4016-3PF100C | FPGA, 320 CLBS, 61280 GATES, PQFP100 |
| QL4016-3PF100I | FPGA, 320 CLBS, 61280 GATES, PQFP100 |
| QL4016-3PF144C | FPGA, 320 CLBS, 61280 GATES, PQFP144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| QL4016-2PF144M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4016-2PFN144C-6107 | 制造商:QuickLogic Corporation 功能描述: |
| QL4016-2PG208M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4016-2PG208M/883 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4016-2PL84C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
发布紧急采购，3分钟左右您将得到回复。