- 您现在的位置：买卖IC网 > PDF目录361291 > QL4058-4PQ208M (Electronic Theatre Controls, Inc.) 58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM PDF资料下载
参数资料
| 型号： | QL4058-4PQ208M |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| 中文描述： | 58000可用门QuickRAM ESP PLD的结合性能，密度和嵌入式内存 |
| 文件页数： | 7/23页 |
| 文件大小： | 271K |
| 代理商： | QL4058-4PQ208M |
2002 QuickLogic Corporation
www.quicklogic.com
7
QL4058 QuickRAM Data Sheet Rev H
Table 4: RAM Cell Asynchronous Read Timing
Symbol
Parameter
Propagation Delays (ns)
Fanout
1
2
3
4
5
RPDRD
RA to RD
a
a. Stated timing for worst case Propagation Delay over process variation at V
CC
= 3.3 V and
TA = 25
°
C. Multiply by the appropriate Delay Factor, K, for speed grade, voltage and temperature
settings as specified in the Operating Range.
3.0
3.3
3.6
3.9
5.1
Table 5: Input-Only / Clock Cells
Symbol
Parameter
Propagation Delays (ns)
Fanout
1
2
3
4
8
12
24
t
IN
High Drive Input Delay
1.5
1.6
1.8
1.9
2.4
2.9
4.4
t
INI
High Drive Input, Inverting Delay
1.6
1.7
.19
2.0
2.5
3.0
4.5
t
ISU
Input Register Set-Up Time
3.1
3.1
3.1
3.1
3.1
3.1
3.1
t
IH
Input Register Hold Time
0.0
0.0
0.0
0.0
0.0
0.0
0.0
t
ICLK
Input Register Clock To Q
0.7
0.8
1.0
1.1
1.6
2.1
3.6
t
IRST
Input Register Reset Delay
0.6
0.7
0.9
1.0
1.5
2.0
3.5
t
IESU
Input Register Clock Enable Setup Time
2.3
2.3
2.3
2.3
2.3
2.3
2.3
t
IEH
Input Register Clock Enable Hold Time
0.0
0.0
0.0
0.0
0.0
0.0
0.0
Table 6: Clock Cells
Symbol
Parameter
Propagation Delays (ns)
Fanout
a
a. The array distributed networks consist of 40 half columns and the global distributed networks con-
sist of 44 half columns, each driven by an independent buffer. The number of half columns used
does not affect clock buffer delay. The array clock has up to eight loads per half column. The global
clock has up to 11 loads per half column.
1
2
3
4
8
10
11
t
ACK
Array Clock Delay
1.2
1.2
1.3
1.3
1.5
1.6
1.7
t
GCKP
Global Clock Pin Delay
0.7
0.7
0.7
0.7
0.7
0.7
0.7
t
GCKB
Global Clock Buffer Delay
0.8
0.8
0.9
0.9
1.1
1.2
1.3
相关PDF资料 |
PDF描述 |
|---|---|
| QL4058-4PQ240M | 58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4090-3PQ240C | Field Programmable Gate Array (FPGA) |
| QL4090-3PQ240I | FPGA|1584-CELL|CMOS|QFP|240PIN|PLASTIC |
| QL4090-4PB456C | Field Programmable Gate Array (FPGA) |
| QL4090-4PB456I | FPGA|1584-CELL|CMOS|BGA|456PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| QL4058-4PQ240C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA|1008-CELL|CMOS|QFP|240PIN|PLASTIC |
| QL4058-4PQ240I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4058-4PQ240M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4090-0CF100M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4090-0CF100M/883 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
发布紧急采购，3分钟左右您将得到回复。