- 您现在的位置：买卖IC网 > PDF目录361291 > QL4090-1PQ240C Field Programmable Gate Array (FPGA) PDF资料下载
参数资料
| 型号： | QL4090-1PQ240C |
| 英文描述： | Field Programmable Gate Array (FPGA) |
| 中文描述： | 现场可编程门阵列（FPGA） |
| 文件页数： | 11/12页 |
| 文件大小： | 290K |
| 代理商： | QL4090-1PQ240C |
6-65
QL4090 - QuickRAM
TM
RAM Cell Synchronous Read Timing
RAM Cell Asynchronous Read Timing
Input-Only/Clock Cells
Clock Cells
Notes:
[7]The array distributed networks consist of 40 half columns and the global distributed networks consist of 44
half columns, each driven by an independent buffer. The number of half columns used does not affect
clock buffer delay. The array clock has up to 8 loads per half column. The global clock has up to 11 loads
per half column.
Symbol
Parameter
Propagation Delays (ns)
Fanout
2
1.0
1.0
0.0
0.0
1.0
1.0
0.0
0.0
4.3
4.6
1
3
4
8
TSRA
THRA
TSRE
THRE
TRCRD
RA Setup Time to RCLK
RA Hold Time to RCLK
RE Setup Time to RCLK
RE Hold Time to RCLK
RCLK to RD [5]
1.0
0.0
1.0
0.0
4.0
1.0
0.0
1.0
0.0
4.9
1.0
0.0
1.0
0.0
6.1
Symbol
Parameter
Propagation Delays (ns)
Fanout
2
3.3
3.6
1
3
4
8
RPDRD
RA to RD [5]
3.0
3.9
5.1
Symbol
Parameter
Propagation Delays (ns)
Fanout
[5]
2
3
1.6
1.8
1.9
1.7
1.9
2.0
3.1
3.1
3.1
0.0
0.0
0.0
0.8
1.0
1.1
0.7
0.9
1.0
2.3
2.3
2.3
0.0
0.0
0.0
1
4
8
12
2.9
3.0
3.1
0.0
2.1
2.0
2.3
0.0
24
4.4
4.5
3.1
0.0
3.6
3.5
2.3
0.0
TIN
TINI
TISU
TIH
TlCLK
TlRST
TlESU
TlEH
High Drive Input Delay
High Drive Input, Inverting Delay
Input Register Set-Up Time
Input Register Hold Time
Input Register Clock To Q
Input Register Reset Delay
Input Register Clock Enable Setup Time
Input Register Clock Enable Hold Time
1.5
1.6
3.1
0.0
0.7
0.6
2.3
0.0
2.4
2.5
3.1
0.0
1.6
1.5
2.3
0.0
Symbol
Parameter
Propagation Delays (ns)
Loads per Half Column
[7]
2
3
4
1.2
1.3
1.3
0.7
0.7
0.7
0.8
0.9
0.9
1
8
10
1.6
0.7
1.2
11
1.7
0.7
1.3
tACK
tGCKP
tGCKB
Array Clock Delay
Global Clock Pin Delay
Global Clock Buffer Delay
1.2
0.7
0.8
1.5
0.7
1.1
相关PDF资料 |
PDF描述 |
|---|---|
| QL4090-1PQ240I | FPGA|1584-CELL|CMOS|QFP|240PIN|PLASTIC |
| QL4090-1PQ240M | Field Programmable Gate Array (FPGA) |
| QL4090-2PB456C | FPGA|1584-CELL|CMOS|BGA|456PIN|PLASTIC |
| QL4090-2PB456I | Field Programmable Gate Array (FPGA) |
| QL4090-2PB456M | FPGA|1584-CELL|CMOS|BGA|456PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| QL4090-1PQ240I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA|1584-CELL|CMOS|QFP|240PIN|PLASTIC |
| QL4090-1PQ240M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4090-1PQ240M/883 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4090-2CF100M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4090-2CF100M/883 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
发布紧急采购，3分钟左右您将得到回复。