- 您现在的位置：买卖IC网 > PDF目录361292 > QL5064-66BPB484I BUS CONTROLLER PDF资料下载
参数资料
| 型号： | QL5064-66BPB484I |
| 英文描述： | BUS CONTROLLER |
| 中文描述： | 总线控制器 |
| 文件页数： | 1/37页 |
| 文件大小： | 806K |
| 代理商： | QL5064-66BPB484I |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
QL5064 QuickPCI Data Sheet Rev D
1
QL5064 QuickPCI Data Sheet
66 MHz/64-bit PCI Master/Target with Embedded Programmable
Logic and dual Port SRAM
1.0 Device Highlights
High Performance PCI Controller
64-bit / 66 MHz Master/Target PCI
Controller (automatically backwards
compatible to 33 MHz or/and 32-bits)
75 MHz PCI Interface supported for
embedded systems
PCI Specification v2.2 compliance
Programmable back-end interface with three
64-bit busses/100 MHz
Provides full 533 MB/s PCI data transfer
rates (600 MB/s at 75 MHz)
Advanced PCI Features
DMA Chaining mode for queued DMA
transactions
Four-channel DMA mastering, plus a SPCI
(Single PCI Access) mode
Unlimited bursts supported in Master and
Target mode
Two Master Write FIFOs and two Master
Read FIFOs, each 64-deep and 64 bits wide
Target Read and Write FIFOs for pre-fetched
reads and multipleposted writes
Programmable interrupt controller
I2O compliant under microprocessor control
16 Mailbox registers for message passing and
semaphores
Extended configuration space allowing
Messaged Interrupts,
power management, and future PCI
enhancement support
Extremely Flexible and Configurable
Supports processor-less systems, as well as 0
wait-state burst connections to all known
8/16/32/64 bit processors
Includes non-volatile on-chip configuration
data for total customization
Independent PCI bus (66 MHz) and local bus
(100 MHz) clocks
All local interface, control, and glue-logic can
be implemented on chip
“PCI friendly” pinout simplifies board layout,
supports 4-layer PCI boards
Advanced Master DMA Features
Programmable DMA Channel Arbitration
Scheme
SPCI (Single PCI Access) mode may initiate
any PCI Master command
DMA controller configurable via PCI or
back-end
DMA Chaining mode allows a linked list of
DMA transfers to occur without user
intervention
High Performance PCI Target
Write posting FIFO increases performance
with queued transactions
(up to 16 queued writes)
Any BAR can be defined as pre-fetchable
Six base address registers supported,
configurable as memory or IO
Unique “Target Blast Mode” enables high-
performance and very low overhead
streaming data to/from PCI
相关PDF资料 |
PDF描述 |
|---|---|
| QL5064-75CPB456C | BUS CONTROLLER |
| QL5064-75CPB456I | BUS CONTROLLER |
| QL5064-75CPB484C | BUS CONTROLLER |
| QL5064-75CPB484I | BUS CONTROLLER |
| QL5432-33APB456C | ASIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| QL5064-66BPS484C-5725 | 制造商:QuickLogic Corporation 功能描述: |
| QL5064-75CPS484C-5616 | 制造商:QuickLogic Corporation 功能描述: |
| QL5064-75CPS484I-5612 | 制造商:QuickLogic Corporation 功能描述: |
| QL50N | 制造商:Tohnichi Mtg. 功能描述: |
| QL5130-33AFP144I | 制造商:QuickLogic Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。