参数资料
型号: QL6500PT280
英文描述: ASIC
中文描述: 专用集成电路
文件页数: 9/13页
文件大小: 165K
代理商: QL6500PT280
Eclipse
TM
Family Data Sheet
9
Eclipse Family Data Sheet
5.0 Clock Networks
5.1 Global Clocks
There are 8 global clock networks in the Eclipse device family. Global clocks can drive logic cell, I/O,
and RAM registers in the device. Five global clocks will have access to a Quad Net (local clock network)
connection with a programmable connection to the register inputs.
Figure 8: Global Clock Methodology
5.2 Quad-Net Network
There are 5 Quad-Net local clock networks in each quadrant for a total of 20 in a device.
Each Quad-Net is local to a quadrant. Quad-Net is multiplexed with the clock buffer before driving the
column clock buffers.
相关PDF资料
PDF描述
QL6600PB516 ASIC
QL6600PS484 ASIC
QL6600PS672 ASIC
QL6600PT280 ASIC
QL6250 Eclipse Family Combining Performance, Density, and Embedded RAM(Eclipse 系列性能、密度和嵌入式相结合的RAM)
相关代理商/技术参数
参数描述
QL65D5SA 制造商:未知厂家 制造商全称:未知厂家 功能描述:InGaAlP Laser Diode
QL65D6SA 制造商:未知厂家 制造商全称:未知厂家 功能描述:InGaAlP Laser Diode
QL65D7SA-L 制造商: 功能描述:
QL65E7S-A 制造商:ROITHNER 制造商全称:ROITHNER 功能描述:OVERVIEW
QL65E7S-B 制造商:ROITHNER 制造商全称:ROITHNER 功能描述:OVERVIEW