参数资料
型号: R5F21284SNSP
元件分类: 微控制器/微处理器
英文描述: 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDSO20
封装: 4.40 X 6.50 MM, 0.65 MM PITCH, PLASTIC, LSSOP-20
文件页数: 8/66页
文件大小: 599K
代理商: R5F21284SNSP
16
ATmega165A/PA/325A/PA/3250A/PA/645A/P/6450A/P [DATASHEET]
8285E–AVR–02/2013
is cleared, the corresponding Interrupt Flag(s) will be set and remembered until the Global Interrupt Enable bit is
set, and will then be executed by order of priority.
The second type of interrupts will trigger as long as the interrupt condition is present. These interrupts do not nec-
essarily have Interrupt Flags. If the interrupt condition disappears before the interrupt is enabled, the interrupt will
not be triggered.
When the AVR exits from an interrupt, it will always return to the main program and execute one more instruction
before any pending interrupt is served.
Note that the Status Register is not automatically stored when entering an interrupt routine, nor restored when
returning from an interrupt routine. This must be handled by software.
When using the CLI instruction to disable interrupts, the interrupts will be immediately disabled. No interrupt will be
executed after the CLI instruction, even if it occurs simultaneously with the CLI instruction. The following example
shows how this can be used to avoid interrupts during the timed EEPROM write sequence.
When using the SEI instruction to enable interrupts, the instruction following SEI will be executed before any pend-
ing interrupts, as shown in this example.
7.8.1
Interrupt response time
The interrupt execution response for all the enabled AVR interrupts is four clock cycles minimum. After four clock
cycles the program vector address for the actual interrupt handling routine is executed. During this four clock cycle
period, the Program Counter is pushed onto the Stack. The vector is normally a jump to the interrupt routine, and
this jump takes three clock cycles. If an interrupt occurs during execution of a multi-cycle instruction, this instruction
is completed before the interrupt is served. If an interrupt occurs when the MCU is in sleep mode, the interrupt exe-
Assembly code example
in
r16, SREG
; store SREG value
cli
; disable interrupts during timed sequence
sbi
EECR, EEMWE
; start EEPROM write
sbi
EECR, EEWE
out
SREG, r16
; restore SREG value (I-bit)
C code example
char
cSREG;
cSREG = SREG; /* store SREG value */
/* disable interrupts during timed sequence */
__disable_interrupt();
EECR |= (1<<EEMWE); /* start EEPROM write */
EECR |= (1<<EEWE);
SREG = cSREG; /* restore SREG value (I-bit) */
Assembly code example
sei
; set Global Interrupt Enable
sleep
; enter sleep, waiting for interrupt
; note: will enter sleep before any pending
; interrupt(s)
C code example
__enable_interrupt(); /* set Global Interrupt Enable */
__sleep(); /* enter sleep, waiting for interrupt */
/* note: will enter sleep before any pending interrupt(s) */
相关PDF资料
PDF描述
R5F21294SNSP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDSO20
R5F21294JXXXSP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDSO20
R5F212A7SNLG 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PBGA64
R5F212A7SNFA 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP64
R5F212A7SNFP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP64
相关代理商/技术参数
参数描述
R5F21284SNSP#U0 功能描述:MCU 3/5V 16K 20PIN-SSOP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器, 系列:R8C/2x/28 标准包装:250 系列:80C 核心处理器:8051 芯体尺寸:8-位 速度:16MHz 连通性:EBI/EMI,I²C,UART/USART 外围设备:POR,PWM,WDT 输入/输出数:40 程序存储器容量:- 程序存储器类型:ROMless EEPROM 大小:- RAM 容量:256 x 8 电压 - 电源 (Vcc/Vdd):4.5 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:68-LCC(J 形引线) 包装:带卷 (TR)
R5F21284SNXXXSP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:RENESAS 16-BIT SINGLE-CHIP MCU R8C FAMILY / R8C/2x SERIES
R5F21286JSP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MCU
R5F21286JSP#W4 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 32KB FLASH
R5F21286JXXXSP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:RENESAS 16-BIT SINGLE-CHIP MCU R8C FAMILY / R8C/2x SERIES