- 您现在的位置：买卖IC网 > PDF目录69312 > R5F35630KFF 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | R5F35630KFF |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP64 |
| 封装： | PLASTIC, LQFP-64 |
| 文件页数： | 33/117页 |
| 文件大小： | 0K |
| 代理商： | R5F35630KFF |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页
REJ03B0221-0100 Rev.1.00 Feb 08, 2010
Page 20 of 113
M16C/5L Group, M16C/56 Group
2. Central Processing Unit (CPU)
2.1
General Purpose Registers
2.1.1
Data Registers (R0, R1, R2, and R3)
The R0, R1, R2, and R3 are 16-bit registers used for transfer, arithmetic and logic operations. R0 and
R1 can be split into high-order (R0H/R1H) and low-order bits (R0L/R1L) to be used separately as 8-bit
data registers. R0 can be combined with R2 and used as a 32-bit data register (R2R0). The same
applies to R3R1.
2.1.2
Address Registers (A0 and A1)
A0 and A1 are 16-bit registers used for indirect addressing, relative addressing, transfer, arithmetic and
logic operations. A0 can be combined with A1 and used as a 32-bit address register (A1A0).
2.1.3
Frame Base Register (FB)
FB is a 16-bit register used for FB relative addressing.
2.1.4
Interrupt Table Register (INTB)
INTB is a 20-bit register that indicates the start address of a relocatable interrupt vector table.
2.1.5
Program Counter (PC)
PC is a 20-bit register that indicates the address of the next instruction to be executed.
2.1.6
User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)
The stack pointers (SP), USP and ISP, each have 16 bits. The U flag is used to switch between USP
and ISP.
2.1.7
Static Base Register (SB)
SB is a 16-bit register used for SB-relative addressing.
2.1.8
Flag Register (FLG)
FLG is a 11-bit register that indicates the CPU state.
2.1.8.1
Carry Flag (C Flag)
The C flag retains a carry, borrow, or shift-out bit that has been generated by the arithmetic/logic unit.
2.1.8.2
Debug Flag (D Flag)
The D flag is for debugging purposes only. Set it to 0.
2.1.8.3
Zero Flag (Z Flag)
The Z flag becomes 1 when an arithmetic operation results in 0; otherwise it becomes 0.
2.1.8.4
Sign Flag (S Flag)
The S flag becomes 1 when an arithmetic operation results in a negative value; otherwise it becomes 0.
2.1.8.5
Register Bank Select Flag (B Flag)
Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is 1.
相关PDF资料 |
PDF描述 |
|---|---|
| R5F35L33JFF | 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP64 |
| R5F35L3EJFF | 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP64 |
| R5F3562EJFE | 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP80 |
| R5F3563EJFF | 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP64 |
| R5F3562EJFE | 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| R5F35633DFF | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:RENESAS MCU |
| R5F35633JFF | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:RENESAS MCU |
| R5F35633KFF | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:RENESAS MCU |
| R5F35636DFF | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:RENESAS MCU |
| R5F35636DFF#U0 | 制造商:Renesas Electronics Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。