参数资料
型号: R80C52CXXX-16:RD
厂商: TEMIC SEMICONDUCTORS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44
文件页数: 21/134页
文件大小: 3805K
117
8011Q–AVR–02/2013
ATmega164P/324P/644P
13.5
Counter Unit
The main part of the 16-bit Timer/Counter is the programmable 16-bit bi-directional counter unit.
Figure 13-2 shows a block diagram of the counter and its surroundings.
Figure 13-2. Counter Unit Block Diagram
Signal description (internal signals):
Count
Increment or decrement TCNTn by 1.
Direction
Select between increment and decrement.
Clear
Clear TCNTn (set all bits to zero).
clk
Tn
Timer/Counter clock.
TOP
Signalize that TCNTn has reached maximum value.
BOTTOM
Signalize that TCNTn has reached minimum value (zero).
The 16-bit counter is mapped into two 8-bit I/O memory locations: Counter High (TCNTnH) con-
taining the upper eight bits of the counter, and Counter Low (TCNTnL) containing the lower eight
bits. The TCNTnH Register can only be indirectly accessed by the CPU. When the CPU does an
access to the TCNTnH I/O location, the CPU accesses the high byte temporary register (TEMP).
The temporary register is updated with the TCNTnH value when the TCNTnL is read, and
TCNTnH is updated with the temporary register value when TCNTnL is written. This allows the
CPU to read or write the entire 16-bit counter value within one clock cycle via the 8-bit data bus.
It is important to notice that there are special cases of writing to the TCNTn Register when the
counter is counting that will give unpredictable results. The special cases are described in the
sections where they are of importance.
Depending on the mode of operation used, the counter is cleared, incremented, or decremented
at each timer clock (clk
Tn). The clkTn can be generated from an external or internal clock source,
selected by the Clock Select bits (CSn2:0). When no clock source is selected (CSn2:0 = 0) the
timer is stopped. However, the TCNTn value can be accessed by the CPU, independent of
whether clk
Tn is present or not. A CPU write overrides (has priority over) all counter clear or
count operations.
The counting sequence is determined by the setting of the Waveform Generation mode bits
(WGMn3:0) located in the Timer/Counter Control Registers A and B (TCCRnA and TCCRnB).
There are close connections between how the counter behaves (counts) and how waveforms
are generated on the Output Compare outputs OCnx. For more details about advanced counting
sequences and waveform generation, see ”Modes of Operation” on page 123.
TEMP (8-bit)
DATA BUS (8-bit)
TCNTn (16-bit Counter)
TCNTnH (8-bit)
TCNTnL (8-bit)
Control Logic
Count
Clear
Direction
TOVn
(Int.Req.)
Clock Select
TOP
BOTTOM
Tn
Edge
Detector
( From Prescaler )
clk
Tn
相关PDF资料
PDF描述
R80C52CXXX-16 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44
R80C52CXXX-20:D 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44
R80C52CXXX-20 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44
R80C52CXXX-25:RD 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44
R80C52CXXX-25 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44
相关代理商/技术参数
参数描述
R80ES11WES 制造商:UNBRANDED 功能描述:LAMP ENERGY SAVING R80 11W ES
R80M 制造商:Omron Corporation 功能描述:
R80P 制造商:Orion Fans 功能描述:Filter Kit; Retainer only; ABS UL94V-0; Fits 80mm Fan; 83.6mm W; 9.8mm D
R80X5200CK 制造商:Samsung Semiconductor 功能描述:100 Pack 52x80 Minute CD-R Media
R8-10 制造商:JST Manufacturing 功能描述:8AWG 29.8mm 15mm 制造商:JST Manufacturing 功能描述:Terminal,R8-10