- 您现在的位置：买卖IC网 > PDF目录378128 > RDA012M4-HD (Electronic Theatre Controls, Inc.) 12 Bit 1.3 GS/s 4:1 MUXDAC PDF资料下载
参数资料
| 型号： | RDA012M4-HD |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 12 Bit 1.3 GS/s 4:1 MUXDAC |
| 中文描述： | 12位1.3 GS / s的4:1 MUXDAC |
| 文件页数： | 8/12页 |
| 文件大小： | 392K |
| 代理商： | RDA012M4-HD |
RDA012M4 DATASHEET
DS_0012PB1-2805
Rockwell Scientific reserves the right to make changes to its product specifications at any time without notice.
The information furnished herein is believed to be accurate; however, no responsibility is assumed for its use.
Page 8 of 12
Signal Description
HIGH SPEED INPUT CLOCK
.
The RDA012M4 high-speed clock input is
differential and can be driven from typical ECL
circuits. Also a differential sinusoidal clock can
be used. The HCLKIP and HCLKIN inputs, are
internally terminated with 50
to VTT which
should be connected to a well decoupled –2.0
volt supply. Since the MUXDAC's output phase
noise is directly related to the input clock noise
and jitter, a low-jitter clock source is ideal. The
internal clock driver generates very little added
jitter (~100fs). A 500MHz MUXDAC output
demands a white noise induced clock jitter of
less than 250fs for a 10-bit equivalent, 62dB
SNDR.
DATA INPUT
.
The data inputs are 3.3V NMOS-compatible.
The data is interleaved according to significant
bit. For example, consecutive data pins will
occur as DIA0, DIB0, DIC0, DID0, DIA1, DIB1,
etc.
OUTPUT CLOCK
.
Output clock LCLKOP and LCLKON are
supplied for the DSP/FPGA/ASIC. They are
LVDS compliant and needs to be terminated
with a 100
resistor in front of the receiving
buffer or the receiving pins of the ASIC/DSP.
For application convenience, the data input's
setup and hold time is specified with respect to
the LCLKO. It should be noted that LCLKOP and
LCLKON are driven by the MUXDAC and the
waveforms of these signals are better defined at
the receiver end; that is, near the ASIC/DSP
chip that provides the input data for the
MUXDAC. The system designer should
consider the delay associated with the signal
routing in the system's timing budget.
In figure 6, the setup and hold time of the LCLK
to data transition are defined at the MUXDAC
side. Data transitions of the data input have to
occur during the "Valid Data Transition Window."
The timing margin seen from the MUXDAC is
T
P
-T
S
where T
P
is the LCLKO period and T
S
is
the setup time, assuming that the ASIC chip
takes LCLKO as the clock input and its outputs
are latched at the falling edge of the clock.
From the ASIC/DSP end, however, the timing
margin is decreased by the amount equal to the
sum of the data delay and clock delay between
the two chips, as noted in the lower part of the
diagram.
ANALOG OUTPUT
.
The outputs OUTP and OUTN should both be
connected though a 50
resistor to ground.
This will give a full-scale amplitude of 0.6 volt
(both outputs must be terminated), 1.2 volt
differentially. The output common mode can be
changed by terminating the load resistors to a
different voltage. However, the device is
optimized to perform best when connected to a
voltage between 0 and 1 volt. For reliable
operation, the output termination voltage should
not exceed 3 volts.
REFERENCE
.
VREFA is provided for added control of the full-
scale amplitude output. The internal reference
circuit is designed to provide -2.0 volts, which
can change up to ±5% as the supply voltage
and/or operating temperature changes. If the
user prefers accurately control the output full-
scale signal, an external voltage reference with
low output impedance to override the internal
reference should be used. The output full-scale
voltage follows the relationship V
FS
= 0.3xV
REF
.
Note that the MUXDAC is optimized to have the
best performance with a reference voltage of -
2.0 volts. The output resistance of the reference
node is 560
±10%. VREFD allows adjusting of
the digital circuitry bias point for varying input
voltage swings. In most cases, VREFD should
be bypassed to GND.
相关PDF资料 |
PDF描述 |
|---|---|
| RDL60V | RESETABLE FUSES |
| RDL60V010 | RESETABLE FUSES |
| RDL60V017 | RESETABLE FUSES |
| RDL60V185 | RESETABLE FUSES |
| RDL60V250 | RESETABLE FUSES |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RDA012M4MS | 制造商:未知厂家 制造商全称:未知厂家 功能描述:12 Bit 1.3 GS/s Master-Slave 4:1 MUXDAC |
| RDA012M4MS-DI | 制造商:未知厂家 制造商全称:未知厂家 功能描述:12 Bit 1.3 GS/s Master-Slave 4:1 MUXDAC |
| RDA012M4MS-HD | 制造商:未知厂家 制造商全称:未知厂家 功能描述:12 Bit 1.3 GS/s Master-Slave 4:1 MUXDAC |
| RDA1005LTR7 | 制造商:RF Micro Devices Inc 功能描述:IC AMP DVGA 32-MCM 5.2X5.2 |
| RDA-125BAG1A | 功能描述:以太网和电信连接器 RJ-45 W/ TRANSFORMER CONNECTOR/UDE RoHS:否 制造商:Pulse 产品:Modular Jacks 性能类别: USOC 代码:RJ45 位置/触点数量: 安装风格:Through Hole 端口数量:1 x 1 型式:Female 屏蔽: 电流额定值: 电压额定值: 触点电镀: 外壳材料:Thermoplastic IP 等级: |
发布紧急采购，3分钟左右您将得到回复。