- 您现在的位置：买卖IC网 > PDF目录230922 > RDC-19220S-422L (DATA DEVICE CORP) SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDIP40 PDF资料下载
参数资料
| 型号： | RDC-19220S-422L |
| 厂商： | DATA DEVICE CORP |
| 元件分类： | 位置变换器 |
| 英文描述： | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDIP40 |
| 封装： | 2 X 0.600 INCH, 0.200 INCH HEIGHT, CERAMIC, DDIP-40 |
| 文件页数： | 15/20页 |
| 文件大小： | 276K |
| 代理商： | RDC-19220S-422L |
4
Data Device Corporation
www.ddc-web.com
RDC-19220/2S
E-11/02-300
THEORY OF OPERATION
The RDC-19220/2S series of converter is a single CMOS custom
monolithic chip. It is implemented using mixed signal CMOS
technology which merges precision analog circuitry with digital
logic to form a complete high-performance tracking resolver-to-
digital converter. For user flexibility and convenience, the con-
verter bandwidth, dynamics, and velocity scaling are externally
set with passive components.
FIGURE 1 is the RDC-19220/2S Functional Block Diagram. The
converter operates with ±5 V DC power supplies. Analog signals
are referenced to analog ground, which is at ground potential.
The converter is made up of two main sections; a converter and
a digital interface. The converter front-end consists of sine and
cosine differential input amplifiers. These inputs are protected to
±25 V with 2 k
resistors and diode clamps to the ±5 V DC sup-
plies. These amplifiers feed the high accuracy Control
Transformer (CT). Its other input is the 16-bit digital angle
φ. Its
output is an analog error angle, or difference angle, between the
two inputs. The CT performs the ratiometric trigonometric com-
putation of SIN
θCOSφ - COSθSINφ = SIN(θ-φ) using amplifiers,
switches, logic and capacitors in precision ratios.
Note: The transfer function of the CT is normally trigonometric,
but in LVDT mode the transfer function is triangular (linear)
and could thereby convert any linear transducer output.
The converter accuracy is limited by the precision of the com-
puting elements in the CT. In this converter ratioed capacitors are
used in the CT, instead of the more conventional precision
ratioed resistors. Capacitors used as computing elements with
op-amps need to be sampled to eliminate voltage drifting.
Therefore, the circuits are sampled at a high rate (70 kHz) to
eliminate this drifting and at the same time to cancel out the op-
amp offsets.
The error processing is performed using the industry standard
technique for type II tracking R/D converters. The DC error is
integrated yielding a velocity voltage which in turn drives a volt-
age-controlled oscillator (VCO). This VCO is an incremental inte-
grator (constant voltage input to position rate output) which,
together with the velocity integrator, forms a type II servo feed-
back loop. A lead in the frequency response is introduced to sta-
bilize the loop and a lag at higher frequency is introduced to
reduce the gain and ripple at the carrier frequency and above.
The settings of the various error processor gains and break fre-
quencies are done with external resistors and capacitors so that
the converter loop dynamics can be easily controlled by the user.
TRANSFER FUNCTION AND BODE PLOT
The dynamic performance of the converter can be determined
from its Transfer Function Block Diagrams and its Bode Plots
(open and closed loop). These are shown in FIGURES 2, 3, and 4.
The open loop transfer function is as follows:
where:
A is the gain coefficient
A2 = A
1A2
B is the frequency of lead compensation
The components of gain coefficient are error gradient, integrator
gain, and VCO gain. These can be broken down as follows:
where:
C
s = 10 pF
F
s = 70 kHz when Rs = 30 k
F
s = 100 kHz when Rs = 20 k
F
s = 125 kHz when Rs = 15 k
C
vco = 50 pF
R
V, RB, and CBW are selected by the user to set velocity scaling
and bandwidth.
- Error Gradient = 0.011 volts per LSB (CT+Error
Amp+Demod with 2 Vrms input)
- Integrator gain =
volts per second per volt
- VCO Gain =
LSBs per second per volt
1
1.25 R
vCvco
C
SFS
1.1C
BW
Open Loop Transfer Function =
A
(S
B
+ 1
)
2
S
( S
10B
+ 1
)
2
GAIN
11 mV/LSB
16 BIT
UP/DOWN
COUNTER
R1
VCO
RV
RB CBW
C
/10
BW
VEL
-VCO
H = 1
-VSUM
VEL
C F
S S
CT
+
-
RESOLVER
INPUT
(
θ)
RS
50 pf
CVCO
DIGITAL
OUTPUT
(
φ)
DEMOD
±1.25 V
THRESHOLD
1
FIGURE 2. TRANSFER FUNCTION BLOCK DIAGRAM #1
相关PDF资料 |
PDF描述 |
|---|---|
| RD-14597F1-234L | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36 |
| RD-14591D1-434 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, MDMA36 |
| RDC-19223-122 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDIP40 |
| RDC-19221-201 | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, PDIP28 |
| RD-14597F1-332K | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RDC19221-101 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Converter IC |
| RDC-19221-102 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LVDT/Resolver-to-Digital Converter |
| RDC-19221-103 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LVDT/Resolver-to-Digital Converter |
| RDC19221-121 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Converter IC |
| RDC-19221-122 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LVDT/Resolver-to-Digital Converter |
发布紧急采购，3分钟左右您将得到回复。