参数资料
型号: RDC-19222-202
厂商: DATA DEVICE CORP
元件分类: 位置变换器
英文描述: SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, PQCC44
封装: PLASTIC, LCC-44
文件页数: 5/24页
文件大小: 1233K
代理商: RDC-19222-202
13
Data Device Corporation
www.ddc-web.com
RDC-19220 SERIES
V-12/08-0
-VCO
VEL
+5 V
-5 V
100 k
(OFFSET)
100 RV
0.8 RV
0.4 R (SCALING)
V
RDC-19220
R
+ REF
C
LAG
- REF
+ REF
- REF
R
+ REF
C
LEAD
- REF
+ REF
- REF
FIGURE 10. VELOcITY TRIMMING
FIGURE 11. PHAsE-sHIFT cOMPENsATION
Xc
tan =
R
Where = desired phase-shift
1
Xc =
2πfc
Where f = carrier frequency
Where c = capacitance
VELOCITY TRIMMINg
RDC-19220 Series specifications for velocity scaling, reversal
error and offset are contained in TABLE 1. Velocity scaling and
offset are externally trimmable for applications requiring tighter
specifications than those available from the standard unit.
FIguRE 10 shows the setup for trimming these parameters with
external pots. It should also be noted that when the resolution is
changed, VEL scaling is also changed. Since the VEL output is
from an integrator with capacitor feedback, the VEL voltage can-
not change instantaneously. Therefore, when changing resolu-
tion while moving there will be a transient with a magnitude
proportional to the velocity and a duration determined by the
converter bandwidth.
INCREASED TRACKINg/DECREASED SETTLINg
(gEAR SHIFTINg)
Connecting the BIT output to the resolution control lines (A and
B) will change the resolution of the converter down (“gear shift”)
and make the converter settle faster and track at higher rates.
The converter bandwidth is independent of the resolution.
ADDITIONAL ERROR SOuRCES
Quadrature voltages in a resolver or synchro are by definition the
resulting 90° fundamental signal in the nulled out error voltage (e)
in the converter. This voltage is due to capacitive or inductive cou-
pling in the synchro or resolver signals. A digital position error will
result due to the interaction of this quadrature voltage and a refer-
ence phase shift between the converter signal and reference
inputs. The magnitude of this error is given in the following formu-
la:
Magnitude of Error = (Quadrature Voltage/F.S.signal) tan α
Where:
Magnitude of Error is in radians
Quadrature Voltage is in volts
Full Scale signal is in volts
α = signal to REF phase shift
An example of the magnitude of error is as follows:
Let: Quadrature Voltage = 11.8 mV
Let: F.S. signal = 11.8 V
Let: α = 6°
Then: Magnitude of Error = 0.36 min @ 1 LSB in the 16th bit.
Note: Quadrature is composed of static quadrature which is
specified by the synchro or resolver supplier plus the speed
voltage which is determined by the following formula:
Speed Voltage = (rotational speed/carrier frequency) F.S. signal
Where:
Speed Voltage is the quadrature due to rotation.
Rotation speed is the rps (rotations per second) of the synchro
or resolver.
Carrier frequency is the REF in Hz.
PHASE SHIFT COMPENSATION
FIguRE 11 illustrates a circuit to LEAD or LAg the reference
into the converter that will compensate for phase-shift between
the signal and the reference to reduce the effects of the quadra-
ture. This should be used for greater than 6° phase shift between
Ref and COS/SIN inputs.
相关PDF资料
PDF描述
RD-14591F1-232Q SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA36
RDC-630-A-L-1-R SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, DMA27
RD-14595F5-414 SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36
RD-14590F1-524L SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA36
RD-14590F1-804L SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDMA36
相关代理商/技术参数
参数描述
RDC-19222-202T 制造商:未知厂家 制造商全称:未知厂家 功能描述:LVDT/Resolver-to-Digital Converter
RDC-19222-203 制造商:未知厂家 制造商全称:未知厂家 功能描述:LVDT/Resolver-to-Digital Converter
RDC-19222-203T 制造商:未知厂家 制造商全称:未知厂家 功能描述:LVDT/Resolver-to-Digital Converter
RDC-19222-301 制造商:未知厂家 制造商全称:未知厂家 功能描述:LVDT/Resolver-to-Digital Converter
RDC19222-301 制造商: 功能描述: 制造商:undefined 功能描述: