参数资料
型号: RG82870P2
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器杂项-数据表参考
文件页数: 123/157页
文件大小: 1407K
代理商: RG82870P2
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
68
Datasheet
250687-002
R
Extended System BIOS Area (E0000h-EFFFFh)
This 64-Kbytes area is divided into four 16-Kbytes segments which can be assigned with different
attributes via PAM control register as defined by the table above.
System BIOS Area (F0000h-FFFFFh)
This area is a single 64-Kbytes segment, which can be assigned with different attributes via PAM control
register as defined by the table above.
3.7.22.
FDHC – Fixed DRAM Hole Control Register – Device #0
Address Offset:
97h
Default Value:
00h
Access:
Read/Write, Read Only
Size:
8 bits
This 8-bit register controls a fixed DRAM hole: 15 MB-16 MB.
Bit
Description
7
Hole Enable (HEN). This field enables a memory hole in DRAM space. Host cycles matching an
enabled hole are passed on to ICH3-M through the hub interface. The hub interface cycles matching
an enabled hole will be ignored by the MCH-M. Note that a selected hole is not re-mapped.
0
Disabled. No hole
1
15 M-16 M (1 MB Hole)
6:0
Reserved
相关PDF资料
PDF描述
RH5RE36AA-T1-FA 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
RH5RE56AA-T1-FA 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
RE5RE36AA-TZ-FC 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
RE5RE36AC-TZ-FC 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
RE5RE56AA-TZ-FC 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PBCY3
相关代理商/技术参数
参数描述
RG82870P2 S L675 制造商:Intel 功能描述:Interface, Dual-Channel Ddr200 Memory Interface For Up To 3.2 Gb/S Memory Bandwidth
RG82870P2 S L6SU 制造商:Intel 功能描述:INTERFACE, DUAL-CHANNEL DDR200 MEMORY INTERFACE FOR UP TO 3.2 GB/S MEMORY BANDWIDTH
RG82870P2 SL6SU 制造商:Intel 功能描述:
RG-8B-96-110V 制造商:TRUMETER COMPANY INC 功能描述:Power Factor Controller
RG-8BS-96-110V 制造商:TRUMETER COMPANY INC 功能描述:Power Factor Controller