Mobile Intel
Pentium III Processor-M Datasheet
20
Datasheet
298340-003
Table 6. Recommended Resistors for Mobile Intel Pentium III Processor-M Signals
Recommended
Resistor Value (
)
Mobile Intel Pentium III Processor-M Signal
1, 2
No pull-up
GHI#
3
10 pull-down
BREQ0#
4
14 pull-up
NCTRL
39 pull-up
TMS
39 pull-down
TCK
56.2 pull-up
PRDY#, RESET#
5
56.2 pull-down
RTTIMPEDP
110 pull-down
EDGECTRLP
150 pull-up
PICD[1:0], TDO
200-300 pull-up
PREQ#, TDI
500 pull-down
TRST#
1K pull-up
BSEL[1:0], TESTHI, VID[4:0], VTTPWRGD
1K pull-down
TESTLO
1.5k pull-up
FERR#, IERR#, PWRGOOD
3K pull-up
FLUSH#
Additional Pullup/Pulldown Resistor Recommendations
7
270 pull-up
SMI#
680 pull-up
STPCLK#
1.5k pull-up
A20M#, DPSLP#, INIT#, IGNNE#, LINT0/INTR, LINT1/NMI
NOTES:
1.
The recommendations above are only for signals that are being used. These recommendations are maximum
values only; stronger pull-ups may be used. Pull-ups for the signals driven by the chipset should not violate the
chipset specification. Refer to Section
3.1.4 for the required pull-up or pull-down resistors for signals that are not
being used.
2.
Open-drain signals must never violate the undershoot specification in Section
4.3. Use stronger pull-ups if there
is too much undershoot.
3.
GHI# has an on-die pull-up to VCCT.
4.
A pull-down on BREQ0# is an alternative to having the central agent to drive BREQ0# low at reset.
5.
A 56.2
1% terminating resistor connected to V
CCT is required.
6.
The following signals are actively driven high by the ICH3-M component and do not need external pull up
resistors on ICH3-M based platforms: A20M#, DPSLP#, INIT#, IGNNE#, LINT0/INTR, LINT1/NMI, SMI#,
STPCLK#.
7.
These pull up recommendations apply to systems on which these signals are not actively pulled high such as
those utilizing the 82443MX chipset.
3.1.1
Power Sequencing Requirements
Unlike the Mobile Pentium III processor, the Mobile Intel Pentium III Processor-M does have specific
power sequencing requirements. The power on sequencing and timings are shown in
Figure 12 and
power plane must not rise too fast. At least 200
sec (TR) must pass from the time that VCC is at 10%
of its nominal value until the time that VCC is at 90% of its nominal value. The recommended VCC rise
and fall times for Enhanced Intel SpeedStep technology and Deeper Sleep transitions are 100
sec
(max). For more details, please refer to the Intel Mobile Voltage Positioning -II (IMVP-II) Design
Guide, which is available from your Intel Field Sales Representative.