- 您现在的位置：买卖IC网 > PDF目录69322 > RK80546PE0721M (INTEL CORP) 32-BIT, 2800 MHz, MICROPROCESSOR, CPGA478 PDF资料下载
参数资料
| 型号： | RK80546PE0721M |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 2800 MHz, MICROPROCESSOR, CPGA478 |
| 封装： | 1.27 MM PITCH, FLIP CHIP, MICRO PGA-478 |
| 文件页数： | 9/80页 |
| 文件大小： | 1845K |
| 代理商： | RK80546PE0721M |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
Datasheet
17
Electrical Specifications
2.4
Reserved, Unused, and TESTHI Pins
All RESERVED pins must remain unconnected. Connection of these pins to VCC, VSS, or to any
other signal (including each other) can result in component malfunction or incompatibility with
future processors. See Chapter 4 for a pin listing of the processor and the location of all
RESERVED pins.
For reliable operation, always connect unused inputs or bidirectional signals to an appropriate
signal level. In a system level design, on-die termination has been included on the processor to
allow signals to be terminated within the processor silicon. Most unused GTL+ inputs should be
left as no connects since GTL+ termination is provided on the processor silicon. However, see
Table 5 for details on GTL+ signals that do not include on-die termination. Unused active high
inputs should be connected through a resistor to ground (VSS). Unused outputs can be left
unconnected; however, this may interfere with some test access port (TAP) functions, complicate
debug probing, and prevent boundary scan testing. A resistor must be used when tying
bidirectional signals to power or ground. When tying any signal to power or ground, a resistor will
also allow for system testability. For unused GTL+ input or I/O signals, use pull-up resistors of the
same value as the on-die termination resistors (R
TT).
TAP, Asynchronous GTL+ inputs, and Asynchronous GTL+ outputs do not include on-die
termination. Inputs and used outputs must be terminated on the system board. Unused outputs may
be terminated on the system board or left unconnected. Note that leaving unused outputs
unterminated may interfere with some TAP functions, complicate debug probing, and prevent
boundary scan testing. Signal termination for these signal types is discussed in the appropriate
platform design guide.
The TESTHI pins must be tied to the processor VCC using a matched resistor, where a matched
resistor has a resistance value within ±20% of the impedance of the board transmission line traces.
For example, if the trace impedance is 60
, then a value between 48 and 72 is required.
The TESTHI pins may use individual pull-up resistors or be grouped together as detailed below. A
matched resistor must be used for each group:
TESTHI[1:0]
TESTHI[7:2]
TESTHI8 – cannot be grouped with other TESTHI signals
TESTHI9 – cannot be grouped with other TESTHI signals
TESTHI10 – cannot be grouped with other TESTHI signals
TESTHI11 – cannot be grouped with other TESTHI signals
TESTHI12 – cannot be grouped with other TESTHI signals
相关PDF资料 |
PDF描述 |
|---|---|
| RL5C478A | PCI BUS CONTROLLER, PQFP256 |
| RM100355WFQMLV | 100K SERIES, LOW LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CQFP24 |
| RM48L950PGET | 32-BIT, FLASH, 200 MHz, RISC MICROCONTROLLER, PQFP144 |
| RM5261A-300H | 64-BIT, 300 MHz, MICROPROCESSOR, PQFP208 |
| RM54AC163SEA | AC SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RK80546PG0801M | 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR NETBURST 90NM 3GHZ - Trays |
| RK80546PG0881M S L7QB | 制造商:Intel 功能描述:P4, 3.2EGHZ, 1M, 800MHZ, MPGA-478 - Trays |
| RK80546PG0961M S L7PP | 制造商:Intel 功能描述: |
| RK80546PG0961M S L7UW | 制造商:Intel 功能描述:MPU PENTIUM 4 NETBURST 90NM 3.4GHZ 478PIN FCUPGA4 - Trays |
| RK80546RE056256S L7JV | 制造商:Intel 功能描述:MPU Celeron? D Processor 320 RISC 64-Bit 90nm 2.26GHz 478-Pin uFCPGA |
发布紧急采购，3分钟左右您将得到回复。