- 您现在的位置：买卖IC网 > PDF目录368613 > S6B0717X01-xxXN (SAMSUNG SEMICONDUCTOR CO. LTD.) CAT5 SHLD, PVC PATCH CBL STRGHT PIN, 100MHZ-YELLOW PDF资料下载
参数资料
| 型号： | S6B0717X01-xxXN |
| 厂商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | CAT5 SHLD, PVC PATCH CBL STRGHT PIN, 100MHZ-YELLOW |
| 中文描述： | 55的COM / 100赛格驱动 |
| 文件页数： | 24/65页 |
| 文件大小： | 910K |
| 代理商： | S6B0717X01-XXXN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
55 COM / 100 SEG DRIVER & CONTROLLER FOR STN LCD
S6B0717
20
LCD DISPLAY CIRCUITS
Oscillator
This is completely on-chip Oscillator and its frequency is nearly independent of V
DD
. This oscillator signal is used in
the voltage converter and display timing generation circuit.
* Test Condition: Temperature (25
°
C & 85
°
C)
V
DD
vs. fosc
0.00
0.50
1.00
1.50
2.00
2.50
3.00
3.50
4.00
4.50
5.00
2.4
2.7
3.0
3.3
3.6
4.0
4.5
5.0
5.5
V
DD
[V]
fosc
[kHz]
1/34 Duty (25°C)
1/55 Duty (25°C)
1/34 Duty (85°C)
1/55 Duty (85°C)
Figure 9. V
DD
vs. f
OSC
Display Timing Generator Circuit
This circuit generates some signals to be used for displaying LCD. The display clock, CL, generated by oscillation
clock, generates the clock for the line counter and the signal for the display data latch. The line address of on-chip
RAM is generated in synchronization with the display clock (CL) and the 100-bit display data is latched by the
display data latch circuit in synchronization with the display clock. The display data, which is read to the LCD driver,
is completely independent of the access to the display data RAM from the microprocessor. The display clock
generates an LCD AC signal (M) which enables the LCD driver to make a AC drive waveform, and also generates an
internal common timing signal and start signal to the common driver. Driving 2-frame AC driver waveform and
internal timing signal are shown in figure 10.
In a multiple chip configuration, the slave chip requires the M, CL and DISP signals from the master. Table 13 shows
the M, CL, and DISP status.
Table 13. Master and Slave Timing Signal Status
Operation mode
Oscillator
M
CL
DISP
ON (CLS = 1, internal clock used)
OFF (CLS = 0, external clock used)
-
Output
Output
Input
Output
Input
Input
Output
Output
Input
Master (MS = 1)
Slave (MS = 0)
相关PDF资料 |
PDF描述 |
|---|---|
| S6B0717 | 55 COM / 100 SEG DRIVER & CONTROLLER FOR STN LCD |
| S6B0718 | 104 SEG / 81 COM DRIVER & CONTROLLER FOR STN LCD |
| S6B0719 | 160 SEG / 105 COM SEG DRIVER & CONTROLLER FOR STN LCD |
| S6B0721X01-B0CY | 132 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD |
| S6B0721X01-B0CZ | 132 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S6B0718 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:104 SEG / 81 COM DRIVER & CONTROLLER FOR STN LCD |
| S6B0719 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:160 SEG / 105 COM SEG DRIVER & CONTROLLER FOR STN LCD |
| S6B0721 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:132 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD |
| S6B0721X01-B0CY | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:132 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD |
| S6B0721X01-B0CZ | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:132 SEG / 65 COM DRIVER & CONTROLLER FOR STN LCD |
发布紧急采购，3分钟左右您将得到回复。