- 您现在的位置：买卖IC网 > PDF目录297344 > S71WS512NC0BAWEP3 (Spansion Inc.) Stacked Multi-Chip Product (MCP) PDF资料下载
参数资料
| 型号： | S71WS512NC0BAWEP3 |
| 厂商： | Spansion Inc. |
| 英文描述： | Stacked Multi-Chip Product (MCP) |
| 中文描述： | 堆叠式多芯片产品（MCP） |
| 文件页数： | 10/13页 |
| 文件大小： | 186K |
| 代理商： | S71WS512NC0BAWEP3 |
4
S71WS-N
S71WS-N_00_A6 July 19, 2006
Data
Sheet
(Adv an ce
Inf o r m a t io n)
3.
Input/Output Descriptions
Table 3.1 identifies the input and output package connections provided on the device.
Table 3.1 Input/Output Descriptions
Symbol
Description
A23-A0
Address inputs
DQ15-DQ0
Data input/output
OE#
Output Enable input. Asynchronous relative to CLK for the Burst mode.
WE#
Write Enable input.
VSS
Ground
NC
No Connect; not connected internally
RDY
Ready output. Indicates the status of the Burst read. The WAIT# pin of the pSRAM is tied to RDY.
CLK
Clock input. In burst mode, after the initial word is output, subsequent active edges of CLK increment the internal
address counter. Should be at VIL or VIH while in asynchronous mode
AVD#
Address Valid input. Indicates to device that the valid address is present on the address inputs.
Low = for asynchronous mode, indicates valid address; for burst mode, causes starting address to be latched.
High = device ignores address inputs
F-RST#
Hardware reset input. Low = device resets and returns to reading array data
F-WP#
Hardware write protect input. At VIL, disables program and erase functions in the four outermost sectors. Should be
at VIH for all other conditions.
F-ACC
Accelerated input. At VHH, accelerates programming; automatically places device in unlock bypass mode. At VIL,
disables all program and erase functions. Should be at VIH for all other conditions.
R-CE1#
Chip-enable input for pSRAM.
F1-CE#
Chip-enable input for Flash 1. Asynchronous relative to CLK for Burst Mode.
F2-CE#
Chip-enable input for Flash 2. Asynchronous relative to CLK for Burst Mode. This applies to the 512Mb MCP only.
R-CRE
Control Register Enable (pSRAM). For CellularRAM only.
F-VCC
Flash 1.8 Volt-only single power supply.
R-VCC
pSRAM Power Supply.
R-UB#
Upper Byte Control (pSRAM).
R-LB#
Lower Byte Control (pSRAM)
DNU
Do Not Use
相关PDF资料 |
PDF描述 |
|---|---|
| S71WS512NC0BAWTJ0 | Stacked Multi-Chip Product (MCP) |
| S71WS256NC0BAWAJ0 | Stacked Multi-Chip Product (MCP) |
| S71WS256NC0BAWAJ2 | Stacked Multi-Chip Product (MCP) |
| S71WS256NC0BAWAJ3 | Stacked Multi-Chip Product (MCP) |
| S71WS256NC0BAWAK0 | Stacked Multi-Chip Product (MCP) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S71WS512NC0BAWTJ0 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) |
| S71WS512NC0BAWTJ2 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) |
| S71WS512NC0BAWTJ3 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) |
| S71WS512NC0BAWTK0 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) |
| S71WS512NC0BAWTK2 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) |
发布紧急采购，3分钟左右您将得到回复。