参数资料
型号: S72NS128NE0ZJW7K3
厂商: Spansion Inc.
英文描述: Based MCPs
中文描述: 基于MCP的
文件页数: 5/17页
文件大小: 310K
代理商: S72NS128NE0ZJW7K3
November 9, 2005 S72NS128_256ND0_00_B1
S72NS-N Based MCPs
3
A d v a n c e I n f o r m a t i o n
1
MCP Block Diagrams
Notes:
1.
Amax indicates highest address bit for memory component:
a. Amax = A23 for NS256N, A22 for NS128N
b. Amax = A11 for 128 Mb DDR DRAM, A12 for 256-Mb DDR DRAM
For Flash, A0 – A15 is tied to DQ0 – DQ15.
For the NS512N, two NS-N devices are included. All signals are common to both except for CE#. F-CE# becomes F1-CE#, while the CE#
for the second flash is F2-CE#. This way, the two NS-N devices are separately accessed.
Figure 1.1. MCP Block Diagram
2.
3.
MUX
Flash
Memory
NS-N
DDR
DRAM
Memory
F-RST#
F-V
PP
F-WP#
F-CE#
F-OE#
F-WE#
AVD#
F-V
SS
RST#
V
PP
WP#
CE#
OE#
WE#
AVD#
V
SS
ADQ15-ADQ0
F-CLK
F-RDY
A16-Amax
F-V
CC
F-V
CCQ
A15-A0
DQ15-DQ0
CLK
RDY
A16-Amax
V
CC
V
CCQ
D-RAS#
D-CAS#
D-BA0
D-BA1
D-CKE
D-WE#
D-Amax - D-A0
D-V
CC
D-V
CCQ
RAS#
CAS#
BA0
BA1
CKE
WE#
V
CC
V
CCQ
CLK
CLK#
DQS0
DQS1
LDQM
UDQM
TEST
DQ15-DQ0
V
SS
V
SSQ
D-CLK
D-CLK#
D-LDQS
D-UDQS
D-LDQM
D-UDQM
D-TEST
D-DQ15 - D-DQ0
D-V
SS
D-V
SSQ
F2-CE#
Second NS-N (if needed)
(
Note 3
)
相关PDF资料
PDF描述
S72NS128PD0AJGGC3 MirrorBit Flash Memory and DRAM
S72NS128PD0 MirrorBit Flash Memory and DRAM
S72NS128PD0AJBGC MirrorBit Flash Memory and DRAM
S72NS128PD0AJBGC0 MirrorBit Flash Memory and DRAM
S72NS128PD0AJBGC2 MirrorBit Flash Memory and DRAM
相关代理商/技术参数
参数描述
S72NS128PD0 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit Flash Memory and DRAM
S72NS128PD0AJBGC 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit Flash Memory and DRAM
S72NS128PD0AJBGC0 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit Flash Memory and DRAM
S72NS128PD0AJBGC2 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit Flash Memory and DRAM
S72NS128PD0AJBGC3 制造商:SPANSION 制造商全称:SPANSION 功能描述:MirrorBit Flash Memory and DRAM