- 您现在的位置：买卖IC网 > PDF目录98071 > S80C186XL12 (INTEL CORP) 16-BIT, 12 MHz, MICROPROCESSOR, PQFP80 PDF资料下载
参数资料
| 型号： | S80C186XL12 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, 12 MHz, MICROPROCESSOR, PQFP80 |
| 封装： | EIAJ, QFP-80 |
| 文件页数： | 4/48页 |
| 文件大小： | 762K |
| 代理商： | S80C186XL12 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
80C186XL80C188XL
Table 3 Pin Descriptions
(Continued)
Pin
Input
Output
Pin Description
Name
Type
States
BHE
O
H(Z)
The BHE (Bus High Enable) signal is analogous to A0 in that it is
used to enable data on to the most significant half of the data bus
(RFSH)
R(Z)
pins D15 – D8 BHE will be LOW during T1 when the upper byte is
transferred and will remain LOW through T3 and TW BHE does not
need to be latched On the 80C188XL RFSH is asserted LOW to
indicate a refresh bus cycle
In Enhanced Mode BHE (RFSH) will also be used to signify DRAM
refresh cycles A refresh cycle is indicated by both BHE (RFSH) and
A0 being HIGH
80C186XL BHE and A0 Encodings
BHE
A0
Function
Value
0
Word Transfer
0
1
Byte Transfer on upper half of data bus
(D15 – D8)
1
0
Byte Transfer on lower half of data bus (D7–D0)
1
Refresh
ALEQS0
O
H(0)
Address Latch EnableQueue Status 0 is provided by the processor
to latch the address ALE is active HIGH with addresses guaranteed
R(0)
valid on the trailing edge
WR QS1
O
H(Z)
Write StrobeQueue Status 1 indicates that the data on the bus is to
be written into a memory or an IO device It is active LOW When
R(Z)
the processor is in Queue Status Mode the ALEQS0 and WR QS1
pins provide information about processorinstruction queue
interaction
QS1
QS0
Queue Operation
0
No queue operation
0
1
First opcode byte fetched from the queue
1
Subsequent byte fetched from the queue
1
0
Empty the queue
RD QSMD
O
H(Z)
Read Strobe is an active LOW signal which indicates that the
processor is performing a memory or IO read cycle It is guaranteed
R(1)
not to go LOW before the AD bus is floated An internal pull-up
ensures that RD QSMD is HIGH during RESET Following RESET
the pin is sampled to determine whether the processor is to provide
ALE RD and WR or queue status information To enable Queue
Status Mode RD must be connected to GND
ARDY
I
A(L)
Asynchronous Ready informs the processor that the addressed
memory space or IO device will complete a data transfer The
S(L)
ARDY pin accepts a rising edge that is asynchronous to CLKOUT
and is active HIGH The falling edge of ARDY must be synchronized
to the processor clock Connecting ARDY HIGH will always assert
the ready condition to the CPU If this line is unused it should be tied
LOW to yield control to the SRDY pin
NOTE
Pin names in parentheses apply to the 80C188XL
12
相关PDF资料 |
PDF描述 |
|---|---|
| S80C186XL25 | 16-BIT, 25 MHz, MICROPROCESSOR, PQFP80 |
| S80C186XL20 | 16-BIT, 20 MHz, MICROPROCESSOR, PQFP80 |
| S80C188XL20 | 16-BIT, 20 MHz, MICROPROCESSOR, PQFP80 |
| S80C188XL12 | 16-BIT, 12 MHz, MICROPROCESSOR, PQFP80 |
| SB80C186XL25 | 16-BIT, 25 MHz, MICROPROCESSOR, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S80C186XL-16 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Microprocessor |
| S80C186XL20 | 功能描述:IC MPU 16-BIT 5V 20MHZ 80-MQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| S80C186XL25 | 功能描述:IC MPU 16-BIT 5V 25MHZ 80-MQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| S80C188 | 制造商:AMD 制造商全称:Advanced Micro Devices 功能描述:CMOS High-Integration 16-Bit Microprocessors |
| S80C188-12 | 制造商:AMD 制造商全称:Advanced Micro Devices 功能描述:CMOS High-Integration 16-Bit Microprocessors |
发布紧急采购，3分钟左右您将得到回复。