S12 Clock, Reset and Power Management Unit (S12CPMU)
S12P-Family Reference Manual, Rev. 1.13
234
Freescale Semiconductor
7.3.2.21
S12CPMU Oscillator Register (CPMUOSC)
This registers congures the external oscillator (OSCLCP).
Read: Anytime
Write: If PROT=0 (CPMUPROT register) and PLLSEL=1 (CPMUCLKS register), then write anytime.
Else write has no effect.
NOTE.
Write to this register clears the LOCK and UPOSC status bits.
NOTE.
If the chosen VCOCLK-to-OSCCLK ratio divided by two is not an integer
number, then the lter can not be used and the OSCFILT[4:0] bits must be
set to 0.
0x02FA
76543210
R
OSCE
OSCBW
0
OSCFILT[4:0]
W
Reset
00000000
Figure 7-28. S12CPMU Oscillator Register (CPMUOSC)
Table 7-22. CPMUOSC Field Descriptions
Field
Description
7
OSCE
Oscillator Enable Bit — This bit enables the external oscillator (OSCLCP). The UPOSC status bit in the
CPMUFLG register indicates when the oscillation is stable and OSCCLK can be selected as Bus Clock or source
of the COP or RTI. A loss of oscillation will lead to a clock monitor reset.
0 External oscillator is disabled.
REFCLK for PLL is IRCCLK.
1 External oscillator is enabled.Clock monitor is enabled.
REFCLK for PLL is the external oscillator clock divided by REFDIV.
Note: When starting up the external oscillator (either by programming OSCE bit to 1 or on exit from Full Stop
Mode with OSCE bit is already 1) the software must wait for a minimum time equivalent to the startup-time
of the external oscillator tUPOSC before entering Pseudo Stop Mode.
6
OSCBW
Oscillator Filter Bandwidth Bit — If the VCOCLK frequency exceeds 25 MHz wide bandwidth must be
0 Oscillator lter bandwidth is narrow (window for expected OSCCLK edge is one VCOCLK cycle).
1 Oscillator lter bandwidth is wide (window for expected OSCCLK edge is three VCOCLK cycles).
4-0
OSCFILT
Oscillator Filter Bits — When using the oscillator a noise lter can be enabled, which lters noise from the
OSCCLK and detects if the OSCCLK is qualied or not (quality status shown by bit UPOSC).
The fVCO -to- f OSC ratio divided by two must be an integer value. The OSCFILT[4:0] bits must be set to the
calculated integer value to enable the oscillator lter).
0x0000 Oscillator Filter disabled.
else Oscillator Filter enabled: