- 您现在的位置：买卖IC网 > PDF目录243484 > SAB-C515-RN (INFINEON TECHNOLOGIES AG) 8-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQCC68 PDF资料下载
参数资料
| 型号： | SAB-C515-RN |
| 厂商： | INFINEON TECHNOLOGIES AG |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQCC68 |
| 封装： | PLASTIC, LCC-68 |
| 文件页数： | 25/162页 |
| 文件大小： | 771K |
| 代理商： | SAB-C515-RN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页
Semiconductor Group
7-9
Interrupt System
C515
The timer 2 interrupt is generated by the logical OR of bit TF2 in register T2CON and bit EXF2 in
register IRCON. Neither of these flags is cleared by hardware when the service routine is vectored
to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the
interrupt, and the bit will have to be cleared by software.
The A/D converter interrupt is generated by IADC bit in register IRCON. If an interrupt is
generated, in any case the converted result in ADDAT is valid on the first instruction of the interrupt
service routine. lf continuous conversion is established, IADC is set once during each conversion.
lf an A/D converter interrupt is generated, flag IADC will have to be cleared by software.
The external interrupts 4 to 6 (INT4, INT5, INT6) are positive transition-activated. The flags that
actually generate these interrupts are bits IEX4, IEX5, and IEX6 in register IRCON. In addition,
these flags will be set if a compare event occurs at the corresponding output pin P1.1/ INT4/CC1,
P1.2/INT5/CC2, and P1.3/INT6/CC3, regardless of the compare mode established and the
transition at the respective pin. When an interrupt is generated, the flag that generated it is cleared
by the on-chip hardware when the service routine is vectored too.
All of these interrupt request bits that generate interrupts can be set or cleared by software, with the
same result as if they had been set or cleared by hardware. That is, interrupts can be generated or
pending interrupts can be cancelled by software. The only exceptions are the request flags IE0 and
lE1. lf the external interrupts 0 and 1 are programmed to be level-activated, IE0 and lE1 are
controlled by the external source via pin INT0 and INT1, respectively. Thus, writing a one to these
bits will not set the request flag IE0 and/or lE1. In this mode, interrupts 0 and 1 can only be
generated by software and by writing a 0 to the corresponding pins INT0 (P3.2) and INT1 (P3.3),
provided that this will not affect any peripheral circuit connected to the pins.
相关PDF资料 |
PDF描述 |
|---|---|
| S1C88862F0A0100 | MICROCONTROLLER, PQFP128 |
| STM8AF6146TDXXXX | MICROCONTROLLER, PQFP32 |
| STM32F105RBT7XXX | 32-BIT, FLASH, 72 MHz, RISC MICROCONTROLLER, PQFP64 |
| ST72F63BK6B1 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP32 |
| ST72P63BE6M1 | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SAB-C517A | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-bit CMOS MICROCONTROLLER |
| SAB-C517A-4R24M | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
| SAB-C517A-4RM | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
| SAB-C517A-L24M | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
| SAB-C517A-LM | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
发布紧急采购，3分钟左右您将得到回复。