- 您现在的位置：买卖IC网 > PDF目录69332 > SAF-C165-LM3V (INFINEON TECHNOLOGIES AG) 16-BIT, 20 MHz, MICROCONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | SAF-C165-LM3V |
| 厂商： | INFINEON TECHNOLOGIES AG |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, 20 MHz, MICROCONTROLLER, PQFP100 |
| 封装： | 0.65 MM PITCH, METRIC, PLASTIC, QFP-100 |
| 文件页数： | 16/77页 |
| 文件大小： | 1371K |
| 代理商： | SAF-C165-LM3V |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页
1 OUTLINE
S1C33L03 PRODUCT PART
EPSON
A-7
A-1
Table 1.3.3 List of Pins for HSDMA Control Signals
Pin name
Pin No.
I/O
Pull-up
Function
K50
#DMAREQ0
41
I
Pull-up K50:
Input port when CFK50(D0/0x402C0) = "0" (default)
#DMAREQ0: HSDMA Ch. 0 request input when CFK50(D0/0x402C0) = "1"
K51
#DMAREQ1
40
I
Pull-up K51:
Input port when CFK51(D1/0x402C0) = "0" (default)
#DMAREQ1: HSDMA Ch. 1 request input when CFK51(D1/0x402C0) = "1"
K53
#DMAREQ2
38
I
Pull-up K53:
Input port when CFK53(D3/0x402C0) = "0" (default)
#DMAREQ2: HSDMA Ch. 2 request input when CFK53(D3/0x402C0) = "1"
K54
#DMAREQ3
37
I
Pull-up K54:
Input port when CFK54(D4/0x402C0) = "0" (default)
#DMAREQ3: HSDMA Ch. 3 request input when CFK54(D4/0x402C0) = "1"
P32
#DMAACK0
#SRDY3
HDQM
73
I/O
–
P32:
I/O port when CFP32(D2/0x402DC) = "0" and SDRENA(D7/0x39FFC1) = "0"
(default)
#DMAACK0: HSDMA Ch. 0 acknowledge output when CFP32(D2/0x402DC) = "1" and
SDRENA(D7/0x39FFC1) = "0"
#SRDY3:
Serial I/F Ch. 3 ready signal input/output when SSRDY3(D3/0x402D7) =
"1", CFP32(D2/0x402DC) = "0" and SDRENA(D7/0x39FFC1) = "0"
HDQM:
SDRAM data (high byte) input/output mask signal when
SDRENA(D7/0x39FFC1) = "1"
P33
#DMAACK1
SIN3
SDA10
72
I/O
–
P33:
I/O port when CFP33(D3/0x402DC) = "0" and SDRENA(D7/0x39FFC1) = "0"
(default)
#DMAACK1: HSDMA Ch. 1 acknowledge output when CFP33(D3/0x402DC) = "1" and
SDRENA(D7/0x39FFC1) = "0"
SIN3:Serial I/F Ch. 3 data input when SSIN3(D0/0x402D7) = "1",
CFP33(D3/0x402DC) = "0" and SDRENA(D7/0x39FFC1) = "0"
SDA10:
SDRAM address bus bit 10 when SDRENA(D7/0x39FFC1) = "1"
P04
SIN1
#DMAACK2
12
I/O
–
P04:
I/O port when CFP04(D4/0x402D0) = "0" and CFEX4(D4/0x402DF) = "0"
(default)
SIN1:Serial I/F Ch. 1 data input when CFP04(D4/0x402D0) = "1" and
CFEX4(D4/0x402DF) = "0"
#DMAACK2: HSDMA Ch. 2 acknowledge output when CFEX4(D4/0x402DF) = "1"
P06
#SCLK1
#DMAACK3
10
I/O
–
P06:
I/O port when CFP06(D6/0x402D0) = "0" and CFEX6(D6/0x402DF) = "0"
(default)
#SCLK1:
Serial I/F Ch. 1 clock input/output when CFP06(D6/0x402D0) = "1" and
CFEX6(D6/0x402DF) = "0"
#DMAACK3: HSDMA Ch. 3 acknowledge output when CFEX6(D6/0x402DF) = "1"
P15
EXCL4
#DMAEND0
#SCLK3
LDQM
84
I/O
–
P15:
I/O port when CFP15(D5/0x402D4) = "0" and SDRENA(D7/0x39FFC1) = "0"
(default)
EXCL4:
16-bit timer 4 event counter input when CFP15(D5/0x402D4) = "1",
IOC15(D5/0x402D6) = "0" and SDRENA(D7/0x39FFC1) = "0"
#DMAEND0: HSDMA Ch. 0 end-of-transfer signal output when CFP15(D5/0x402D4) =
"1", IOC15(D5/0x402D6) = "1" and SDRENA(D7/0x39FFC1) = "0"
#SCLK3:
Serial I/F Ch. 3 clock input/output when SSCLK3(D2/0x402D7) = "1",
CFP15(D5/0x402D4) = "0" and SDRENA(D7/0x39FFC1) = "0"
LDQM:
SDRAM data (low byte) input/output mask signal when
SDRENA(D7/0x39FFC1) = "1"
P16
EXCL5
#DMAEND1
SOUT3
83
I/O
–
P16:
I/O port when CFP16(D6/0x402D4) = "0" (default)
EXCL5:
16-bit timer 5 event counter input when CFP16(D6/0x402D4) = "1" and
IOC16(D6/0x402D6) = "0"
#DMAEND1: HSDMA Ch. 1 end-of-transfer signal output when CFP16(D6/0x402D4) = "1"
and IOC16(D6/0x402D6) = "1"
SOUT3:
Serial I/F Ch. 3 data output when SSOUT3(D1/0x402D7) = "1" and
CFP16(D6/0x402D4) = "0"
P05
SOUT1
#DMAEND2
11
I/O
–
P05:
I/O port when CFP05(D5/0x402D0) = "0" and CFEX5(D5/0x402DF) = "0"
(default)
SOUT1:
Serial I/F Ch. 1 data output when CFP05(D5/0x402D0) = "1" and
CFEX5(D5/0x402DF) = "0"
#DMAEND2: HSDMA Ch. 2 end-of-transfer signal output when CFEX5(D5/0x402DF) = "1"
P07
#SRDY1
#DMAEND3
9
I/O
–
P07:
I/O port when CFP07(D7/0x402D0) = "0" and CFEX7(D7/0x402DF) = "0"
(default)
#SRDY1:
Serial I/F Ch. 1 ready signal output when CFP07(D7/0x402D0) = "1" and
CFEX5(D5/0x402DF) = "0"
#DMAEND3: HSDMA Ch. 3 end-of-transfer signal output when CFEX7(D7/0x402DF) = "1"
相关PDF资料 |
PDF描述 |
|---|---|
| SAF-C165-L25M | 16-BIT, 25 MHz, MICROCONTROLLER, PQFP100 |
| SAF-C165-L25F | 16-BIT, 25 MHz, MICROCONTROLLER, PQFP100 |
| SAB-C165-LM | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP100 |
| SAB-C165-LF3V | 16-BIT, 20 MHz, MICROCONTROLLER, PQFP100 |
| SAF-C167CR-LM | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SAF-C165-LM3VHA | 制造商:Rochester Electronics LLC 功能描述: 制造商:Infineon Technologies AG 功能描述: |
| SAFC165LM3VHAXT | 制造商:Infineon Technologies AG 功能描述:MCU 16-Bit C166 CISC/RISC ROMLess 5V 100-Pin MQFP |
| SAFC165LMHA | 制造商:Rochester Electronics LLC 功能描述: 制造商:Infineon Technologies AG 功能描述: |
| SAF-C165LMHA | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller |
| SAF-C165-LMHA | 制造商:Infineon Technologies AG 功能描述:Microcontroller 16bit 20MHz 5V MQFP100 |
发布紧急采购，3分钟左右您将得到回复。