参数资料
型号: SC16C2552BIA44,518
厂商: NXP Semiconductors
文件页数: 6/37页
文件大小: 0K
描述: IC UART DUAL SOT187-2
标准包装: 500
特点: 2 通道
通道数: 2,DUART
FIFO's: 16 字节
电源电压: 2.5V,3.3V,5V
带IrDA 编码器/解码器:
带故障启动位检测功能:
带调制解调器控制功能:
带CMOS:
安装类型: 表面贴装
封装/外壳: 44-LCC(J 形引线)
供应商设备封装: 44-PLCC
包装: 带卷 (TR)
其它名称: 935274408518
SC16C2552BIA44-T
SC16C2552BIA44-T-ND
SC16C2552B_3
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 12 February 2009
14 of 38
NXP Semiconductors
SC16C2552B
5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
7.3 FIFO Control Register (FCR)
This register is used to enable the FIFOs, clear the FIFOs, set the receive FIFO trigger
levels and select the DMA mode.
7.3.1 DMA mode
7.3.1.1
Mode 0 (FCR bit 3 = 0)
Set and enable the interrupt for each single transmit or receive operation and is similar to
the 16C450 mode. Transmit Ready (TXRDY) will go to a logic 0 whenever an empty
transmit space is available in the Transmit Holding Register (THR). Receive Ready
(RXRDY) at the MFn pin will go to a logic 0 whenever the Receive Holding Register (RHR)
is loaded with a character and AFR[2:1] is set to the RXRDY mode.
7.3.1.2
Mode 1 (FCR bit 3 = 1)
Set and enable the interrupt in a block mode operation. The transmit interrupt is set when
the transmit FIFO has at least one empty location. TXRDY remains a logic 0 as long as
one empty FIFO location is available. The receive interrupt is set when the receive FIFO
lls to the programmed trigger level. However, the FIFO continues to ll regardless of the
programmed level until the FIFO is full. RXRDY at the MFn pin remains a logic 0 as long
as the FIFO ll level is above the programmed trigger level, and AFR[2:1] is set to the
RXRDY mode.
7.3.2 FIFO mode
Table 8.
FIFO Control Register bits description
Bit
Symbol
Description
7:6
FCR[7:6]
RCVR trigger. These bits are used to set the trigger level for the receive
FIFO interrupt.
An interrupt is generated when the number of characters in the FIFO
equals the programmed trigger level. However, the FIFO will continue to
be loaded until it is full. Refer to Table 9.
5:4
FCR[5:4]
Not used; initialized to logic 0.
3
FCR[3]
DMA mode select.
logic 0 = set DMA mode ‘0’ (normal default condition)
logic 1 = set DMA mode ‘1’
Transmit operation in mode ‘0’: When the SC16C2552B is in the
16C450 mode (FIFOs disabled; FCR[0] = logic 0) or in the FIFO mode
(FIFOs enabled; FCR[0] = logic 1; FCR[3] = logic 0), and when there
are no characters in the transmit FIFO or Transmit Holding Register, the
TXRDYn pin will be a logic 0. Once active, the TXRDYn pin will go to a
logic 1 after the rst character is loaded into the Transmit Holding
Register.
Receive operation in mode ‘0’: When the SC16C2552B is in 16C450
mode, or in the FIFO mode (FCR[0] = logic 1; FCR[3] = logic 0) and
there is at least one character in the receive FIFO, the RXRDY signal at
the MFn pin will be a logic 0. Once active, the RXRDY signal at the
MFn pin will go to a logic 1 when there are no more characters in the
receiver. Note that the AFR register must be set to the RXRDY mode
prior to any possible reading of the RXRDY signal.
相关PDF资料
PDF描述
D38999/20MD15PA CONN RCPT 15POS WALL MNT W/PINS
MS27468T17B35PB CONN RCPT 55POS JAM NUT W/PINS
MS27473E10F99PB CONN PLUG 7POS STRAIGHT W/PINS
MS27484T8F6SA CONN PLUG 6POS STRAIGHT W/SCKT
ATMEGA1284-MUR IC MCU AVR 128K FLASH 44QFN
相关代理商/技术参数
参数描述
SC16C2552BIA44-T 功能描述:UART 接口集成电路 16CB 2.5V-5V 2CH UART 16B FIFO RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
SC16C2552CIA44,512 制造商:NXP Semiconductors 功能描述: 制造商:NXP Semiconductors 功能描述:SC16C2552CIA44/PLCC44/TUBEDP// - Rail/Tube
SC16C2552CIA44,518 制造商:NXP Semiconductors 功能描述:SC16C2552CIA44/PLCC44/REEL13DP// - Tape and Reel
SC16C2552CIA44,529 制造商:NXP Semiconductors 功能描述:SC16C2552CIA44/PLCC44/TUBESMDP// - Rail/Tube
SC16C2552IA44 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Dual UART with 16-byte transmit and receive FIFOs