参数资料
型号: SC16IS850LIBS
厂商: NXP Semiconductors N.V.
元件分类: 连接器件
英文描述: Single UART with I2C-bus-SPI interface, 128 bytes of transmit and receive FIFOs, IrDA SIR built-in support
封装: SC16IS850LIBS<SOT616-3 (HVQFN24)|<<http://www.nxp.com/packages/SOT616-3.html<1<Always Pb-free,;SC16IS850LIBS<SOT616-3 (HVQFN24)|<<http://www.nxp.com/packages/SOT616-3.htm
文件页数: 10/60页
文件大小: 755K
代理商: SC16IS850LIBS
SC16IS850L
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 1 — 22 July 2011
10 of 60
NXP Semiconductors
SC16IS850L
Single UART with I
2
C-bus/SPI interface
With the automatic hardware flow control function enabled, an interrupt is generated when
the receive FIFO reaches the programmed trigger level. The RTS (or DTR) pin will not be
forced to a logic 1 (RTS off), until the receive FIFO reaches the next trigger level.
However, the RTS (or DTR) pin will return to a logic 0 after the receive buffer (FIFO) is
unloaded to the next trigger level below the programmed trigger level. Under the above
described conditions, the SC16IS850L will continue to accept data until the receive FIFO
is full.
When the TXINTLVL, RXINTLVL, FLWCNTH and FLWCNTL in the ‘first extra feature
register set’ are all zeroes, the hardware and software flow control trigger levels are set by
FCR[7:4]; see
Table 4
.
When the TXINTLVL, RXINTLVL, FLWCNTH or FLWCNTL in the ‘first extra feature
register set’ contain any value other than 0x00, the hardware and software flow control
trigger levels are set by FLWCNTH and FLWCNTL. The content in FLWCNTH determines
how many bytes are in the receive FIFO before RTS (or DTR) is de-asserted or Xoff is
sent. The content in FLWCNTL determines how many bytes are in the receive FIFO
before RTS (or DTR) is asserted, or Xon is sent.
In 128-byte FIFO mode, hardware and software flow control trigger levels can be set to
any value between 1 and 128 in granularity of 1. The value of FLWCNTH should always
be greater than FLWCNTL. The UART does not check for this condition automatically, and
if this condition is not met, spurious operation of the device might occur. When using
FLWCNTH and FLWCNTL, these registers must be initialized to proper values before
hardware or software flow control is enabled via the EFR register.
7.5 Software flow control
When software flow control is enabled, the SC16IS850L compares one or two
sequentially received data characters with the programmed Xon or Xoff character
value(s). If the received character(s) match the programmed Xoff values, the SC16IS850L
will halt transmission (TX) as soon as the current character(s) has completed
transmission. When a match occurs, ISR bit 4 will be set (if enabled via IER[5]) and the
interrupt output pin (if receive interrupt is enabled) will be activated. Following a
suspension due to a match of the Xoff characters’ values, the SC16IS850L will monitor
the receive data stream for a match to the Xon1/Xon2 character value(s). If a match is
found, the SC16IS850L will resume operation and clear the flags (ISR[4]).
Reset initially sets the contents of the Xon/Xoff 8-bit flow control registers to a logic 0.
Following reset, the user can write any Xon/Xoff value desired for software flow control.
Different conditions can be set to detect Xon/Xoff characters and suspend/resume
transmissions (see
Table 22
). When double 8-bit Xon/Xoff characters are selected, the
SC16IS850L compares two consecutive receive characters with two software flow control
8-bit values (Xon1, Xon2, Xoff1, Xoff2) and controls TX transmissions accordingly. Under
the above described flow control mechanisms, flow control characters are not placed
(stacked) in the receive FIFO. When using software flow control, the Xon/Xoff characters
cannot be used for data transfer.
In the event that the receive buffer is overfilling, the SC16IS850L automatically sends an
Xoff character (when enabled) via the serial TX output to the remote UART. The
SC16IS850L sends the Xoff1/Xoff2 characters as soon as the number of received data in
相关PDF资料
PDF描述
SC16IS850LIPW Single UART with I2C-bus-SPI interface, 128 bytes of transmit and receive FIFOs, IrDA SIR built-in support
SC18IM700IPW Master I?C-bus controller with UART interface
SC2092 Pressure Transducer, Series 19 mm, Uncompensated, Pressure Range: 0 psi to 30 psi, Absolute, flush mount, 10 Vdc excitation
SC2092-400-15 Circular Connector; MIL SPEC:MIL-DTL-38999 Series III; Body Material:Metal; Series:TVS06; Number of Contacts:55; Connector Shell Size:23; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight
SC2092-600-15 Circular Connector; No. of Contacts:55; Series:TVS06; Body Material:Metal; Connecting Termination:Crimp; Connector Shell Size:23; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:23-55
相关代理商/技术参数
参数描述
SC16IS850LIBS,128 功能描述:UART 接口集成电路 UART/12C-BUS/ SPI INTERF.128 FIFO RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
SC16IS850LIBS,151 功能描述:UART 接口集成电路 UART/12C-BUS/ SPI INTERF.128 FIFO RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
SC16IS850LIBS,157 功能描述:UART 接口集成电路 UART/12C-BUS/ SPI INTERF.128 FIFO RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
SC16IS850LIPW,118 制造商:NXP Semiconductors 功能描述:Single UART with I2C-bus/SPI interface 制造商:NXP Semiconductors 功能描述:SC16IS850LIPW/TSSOP24/REEL13// - Tape and Reel 制造商:NXP Semiconductors 功能描述:IC INTERFACE UART
SC16IS850LIPW,128 制造商:NXP Semiconductors 功能描述:SC16IS850LIPW/TSSOP24/RAIL13T// - Tape and Reel 制造商:NXP Semiconductors 功能描述:Slave I2C-bus/SPI Interface, 128 bytes