参数资料
型号: SC2595MLTRT
厂商: Semtech
文件页数: 6/12页
文件大小: 0K
描述: IC DDR TERMINATION REG 16-MLPQ
标准包装: 1
应用: 转换器,DDR
输入电压: 2.5 V ~ 5 V
输出数: 1
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 16-MLPQ
包装: 标准包装
产品目录页面: 1358 (CN2011-ZH PDF)
其它名称: SC2595MLDKR
SC2595
POWER MANAGEMENT
Application Information
Overview
PRELIMINARY
Application_2: Lower Power Loss Configuration
TL-2
f or SSTL -2
Double Data Rate (DDR) SDRAM was defined by JEDEC
1997. Its clock speed is the same as previous SDRAM
but data transfers speed is twice than previous SDRAM.
By now, the requirement voltage range is changed from
3.3V to 2.5V; the power dissipation is smaller than
SDRAM. For above reasons, it is very popular and widely
used in M/B, N/B, Video-cards, CD ROM drives, Disk
drives.
If power loss is a major concern, separated the PV CC form
the AV CC and the V DDQ will be a good choice. The PV CC can
operate at lower voltage (1.8V to 2.5V). If 2.5V voltage
is applied on AV CC and the V DDQ , but the source current is
lower due to the lower operating voltage applied on the
PV CC . Please find the relative test result in Figures 5, 11
and 12.
Cin2
1uF
Regarding the DDR power management solution, there
are two topologies can be selected for system design-
ers. One is switching mode regulator that has bigger sink/
source current capability, but the cost is higher and the
board space needed is bigger. Another solution is linear
mode regulator, which costs less, and needs the less
board space. For two DIMM motherboards, system de-
signers usually choose the linear mode for DDR power
management solution.
Applications
Csense
2.2uF
1
2
3
4
Cref
10nF
SC2595
NC VTT
GND PVCC
VSENSE AVCC
VREF VDDQ
8
7
6
5
1.8V to 2.5V
2.5V VDD Vin
R2 Cin1
R
68uF
Cddq
1uF
Cout1
220uF
VTT
1.25V
Cin2
10uF
T ypical Application Circuits & Wa v eforms
Figure 2: Lower power loss for SSTL-2 application
Two different application circuits are shown below in Fig-
ure 1 to Figure 2. Each circuit is designed for specific
condition. More details are described below. See Note
1. Below for recommended power up sequencing.
TL-2
Application_1: Standard SSTL -2 Application
The AV CC pins, the PV CC pin, and the V DDQ pin can be tied
together for SSTL-2 application. It only needs a 2.5V
power rail for normal operation. System designer can
save the PCB space and reduce the cost. Please refer
Notes:
(1) Power up of AV CC , PV CC and V DDQ supplies.
(a) The preferred mode of operation is when the
AV CC , PV CC and V DDQ pins are tied together to a
single supply.
(b) If and when AV CC , PV CC pins are tied to a supply
separate to that of the V DDQ supply pin; then
the V DDQ supply should lead AV CC , PV CC supply or
the V DDQ supply and the AV CC , PV CC supply should
rise simultaneously.
to figures 3 to 4 for test waveforms.
SC2595
1 8
NC VTT
2 7
GND PVCC
VDD
VTT
1.25V
(c) If the AV CC , PV CC and V DDQ supply pins are con
nected in a way such that, AV CC , PV CC supplies
precedes V DDQ supply; then V TT output precedes
V DDQ . This can cause the SDRAM device to latch-
up, which may cause permanent damage to the
SDRAM.
3
4
VSENSE
VREF
AVCC
VDDQ
6
5
R1
5.1
2.5V
Cin1
Cout1 Cout2
Csence Cref
68uF
220uF 10uF
2.2uF
10nF
Cin2
1uF
Figure 1: Standard SSTL-2 application
?200 9 Semtech Corp.
6
www.semtech.com
相关PDF资料
PDF描述
SC2596STRT IC INTEGRTD DDRII TERM REG 8SOIC
SC2608BSTRT IC REG CTRLR BUCK PWM VM 8-SOIC
SC283WLTRT IC REG BUCK SYNC ADJ 1.8A 18MLPQ
SC286ULTRT IC REG BUCK SYNC ADJ 4A 28MLPQ
SC410MLTRT IC REG BUCK SYNC ADJ 3A 10MLPD
相关代理商/技术参数
参数描述
SC2595S.TRT 制造商:SEMTECH 功能描述:I.C.
SC2595STRT 功能描述:IC REG DDR 8SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:2,000 系列:- 应用:控制器,DSP 输入电压:4.5 V ~ 25 V 输出数:2 输出电压:最低可调至 1.2V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:30-TFSOP(0.173",4.40mm 宽) 供应商设备封装:30-TSSOP 包装:带卷 (TR)
SC2596 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Low Voltage Integrated DDR Termination Regulator
SC2596_09 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Low Voltage Integrated DDR Termination Regulator
SC2596EVB 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Low Voltage Integrated DDR Termination Regulator