参数资料
| 型号： | SC26C92C1N,602 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 4/16页 |
| 文件大小： | 0K |
| 描述： | IC UART DUAL W/FIFO 40-DIP |
| 产品培训模块： | Stand-Alone UARTs |
| 标准包装： | 9 |
| 特点： | 收发器 |
| 通道数： | 2，DUART |
| FIFO's： | 8 字节 |
| 电源电压： | 5V |
| 带自动流量控制功能： | 是 |
| 带故障启动位检测功能： | 是 |
| 带调制解调器控制功能： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 通孔 |
| 封装/外壳： | 40-DIP（0.600"，15.24mm） |
| 供应商设备封装： | 40-DIP |
| 包装： | 管件 |
| 产品目录页面： | 828 (CN2011-ZH PDF) |
| 其它名称： | 568-1208-5 935051520602 SC26C92C1N |
2010 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FLXA2203 Rev. 1.0.5
12
FXLA2203
—
Dual-Mode,
Dual-SI
M-Card
Level
Translator
Power-Up / Power-Down Sequence
Table 4. Power Supply Pins
Pin
Name
Function
1
VCC
EN and CH_Swap Supply
2
VCC_H_1
Host 1 Supply
3
VCC_H_2
Host 2 Supply
4
VCC1
Power Switch 1 Input
5
VCC2
Power Switch 2 Input
The VCC host power sequencing is non preferential;
however, VCC must be higher or equal to VCC1 and VCC2.
The Enable pin must be LOW while VCC1 and VCC2 ramp
up to valid supply voltages or ramp down to 0V.
A pull-up resistor tying enable to ground should be used
to ensure that bus contention, excessive currents, or
oscillations do not occur during power up or power
down. The size of the pull-up resistor is based upon the
current sinking capability of the device driving the
Enable pin.
Recommended power-up sequence (see Figure 16):
1.
Apply power to VCC.
2.
Assert EN LOW (FXLA2203 disabled).
3.
Apply power to VCC1, VCC2, VCC_H_1, and
VCC_H_2.
4.
Assert EN HIGH (FXLA2203 enabled).
5.
Begin activation timing (see Figure 14).
Recommended power-down sequence (see Figure 17):
1. Complete deactivation timing (see Figure 15).
2. Assert EN LOW (FXLA2203 disabled).
3. Ramp down power to VCC1, VCC2, VCC_H_1,
and VCC_H_2.
4. Once VCC1 and VCC2 are OFF, ramp down VCC.
VCC_Cardn
RST_n
CLK_n
I/O_n
EN
CH_Swap
VCC1, VCC2
VCC_H_n
RST_H_n
CLK_H_n
I/O_H_n
ZZZ
Z
ZZZ
Z
ZZZ
Z
ZZZ
Z
VCC
AB C
Power-Up
Sequencing
Begin Activation
Timing per ISO7816
3 2006
Card
Po
rts
Host
P
or
ts
Figure 16. Power-Up Sequencing
Figure 17. Power-Down Sequencing
Notes:
23. A=VCC becomes a valid voltage, EN=LOW.
24. B=VCC1, VCC2, and VCC_H_n become valid
voltages, EN=LOW.
25. C=FXLA2203 enabled (EN goes HIGH), ready for
activation (ISO7816-3).
Notes:
26. A=Disable FXLA2203, bring EN LOW.
27. B=Ramp down VCC1, VCC2, and VCC_H_n.
28. C=Ramp down VCC once VCC1 and VCC2 are off.
相关PDF资料 |
PDF描述 |
|---|---|
| SC28L91A1B,551 | IC UART SINGLE W/FIFO 44-PQFP |
| SC28L91A1B,528 | IC UART SINGLE W/FIFO 44PQFP |
| SC28L91A1A,529 | IC UART SINGLE W/FIFO 44-PLCC |
| SCC68692C1A44,512 | IC UART DUAL 44-PLCC |
| SCC68692C1A44,518 | IC DUART 44PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SC26C94 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Quad universal asynchronous receiver/transmitter QUART |
| SC26C94A1A | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Quad universal asynchronous receiver/transmitter QUART |
| SC26C94A1N | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Quad universal asynchronous receiver/transmitter QUART |
| SC26C94C1 | 制造商:SIG 功能描述:26C94 |
| SC26C94C1A | 制造商:NXP Semiconductors 功能描述: |
发布紧急采购，3分钟左右您将得到回复。