- 您现在的位置：买卖IC网 > PDF目录11819 > SC28L198A1BE,551 (NXP Semiconductors)IC UART OCTAL SOT407-1 PDF资料下载
参数资料
| 型号： | SC28L198A1BE,551 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 6/57页 |
| 文件大小： | 0K |
| 描述： | IC UART OCTAL SOT407-1 |
| 标准包装： | 90 |
| 特点： | 故障启动位检测 |
| 通道数： | 8 |
| FIFO's： | 16 字节 |
| 电源电压： | 3.3V，5V |
| 带自动流量控制功能： | 是 |
| 带故障启动位检测功能： | 是 |
| 带调制解调器控制功能： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-LQFP（14x14） |
| 包装： | 托盘 |
| 其它名称： | 935262731551 SC28L198A1BE-S SC28L198A1BE-S-ND |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页
Philips Semiconductors
Product data sheet
SC28L198
Octal UART for 3.3 V and 5 V supply voltage
2006 Aug 10
14
Table 1. Interrupt Arbitration Priority
Type
B9
B8
B7
B6
B5
B4
B3
Bits 2:0
Receiver w/o error
RxFIFO Byte Count –1
0
0
1
Channel No
Receiver w/ error
RxFIFO Byte Count –1
1
0
1
Channel No
Transmitter
0
TxFIFO Byte Count –1
0
0
Channel No
Change of Break
Programmed Field
0
0
1
0
Channel No
Change of State
Programmed Field
0
1
1
0
Channel No
Xon/Xoff
Programmed Field
0
1
1
1
Channel No
Address Recognition
Programmed Field
0
0
1
1
Channel No
Receiver Watch-dog
RxFIFO Byte Count –1
As RxFIFO Above
Channel No
Threshold
Bits 6:0 of Interrupt Control Register
000
Note several characteristics of the above table in bits 6:3. These
bits contain the identification of the bidding source as indicated
below:
x001
Receiver without error
x101
Receiver with error
xx00
Transmitter
0010
Change of Break
0110
Change of State on I/O Ports
0111
Xon/Xoff Event
0011
Address Recognition
The codes form bits 6:3 drive part of the interrupt vector modification
and the Global Interrupt Type Register. The codes are unique to
each source type and Identify them completely. The channel
numbering progresses from ”a” to ”d” as the binary numbers 000 to
011 and identify the interrupting channel uniquely. As the channels
arbitrate ”d” will have the highest bidding value and ”a” the lowest
Note that the transmitter byte count is off–set from that of the
receiver by one bit. This is to give the receiver more authority in the
arbitration since and over–run receiver corrupts the message but an
under–run transmitter is not harmful. This puts some constraints on
how the threshold value is selected. If a threshold is chosen that
has its MSB set to one then a transmitter can never generate an
interrupt! Of course the counter point to this is the desire to set the
interrupt threshold high so interrupts occur only when a maximum or
near maximum number of characters may be transferred.
To give some control over this dilemma control bits have been
provided in the MR0 and MR2 registers of each channel to
individually control when a receiver or transmitter may interrupt. The
use of these bits will prevent a receiver or a transmitter from
entering the arbitration process even though its FIFO fill level is
above that indicated by the threshold value set. The bits in the MR0
and MR2 register are named TxINT (MR0[5:4]) and RxINT
(MR2[3:2])
The watch-dog is included in the table above to show that it affects
the arbitration. It does not have an identity of its own. A barking
watch-dog will prevent any other source type from entering the
arbitration process except enabled receivers. The threshold is
effectively set to zero when any watch-dog times out. The receivers
arbitrate among them selves and the one with the highest fill level
will win the process. Note that the receiver wining the bid may not
be the one that caused the watch-dog to bark.
The fields labeled ”Programmed Field” are the contents of the
Bidding Control Registers, BCRs, for these sources. Setting these
bits to high values can elevate the interrupt importance of the
sources they represent to values almost as high as a full receiver.
For example a COS event may be very important when it represents
the DSR (Data Set Ready) signal from the modem. In this case its
arbitration value should be high. Once the DSR is recognized then
its arbitration value could be reduced or turned off.
There is a single arbiter interrupt number that is not associated with
any of the UART channels. It is the ”Threshold Value” and is
comprised of 7 bits from the Interrupt Control Register, ICR, and
three zeros in the channel field. It is only when one or more of
the enabled interrupt sources generates a arbitration value
larger than the threshold value that the IRQN will be asserted.
When the threshold bidding value is larger than any other bidding
value then the IRQN will be withdrawn. In this condition the CIR will
be loaded with if the IRQN or ”Update CIR” command is asserted.
Because the channels are numbered from 0 to 3 ( A to D) channel 3
will win the bid when all other parts of the bid are equal.
Note: Based on this coding for the receiver and transmitter, a
transmitter would not win a bid in the situation where the Count
Field = 0 unless the threshold value is equal or less than
0000011. A single empty slot is left in the TxFIFO or a single
filled slot in the RxFIFO will bid with a value of zero.
MODES OF OPERATION
Major Modes
Four major modes of operation (normal, auto echo, local loop back
and remote loop back) are provided and are controlled by MR2[7:6].
Three of these may be considered diagnostic. See the MR2 register
description.
The normal mode is the usual mode for data I/O operation. Most
reception and transmission will use the normal mode.
In the auto echo mode, the transmitter automatically re-transmits
any character captured by the channel’s receiver. The receiver 1x
clock is used for the transmitter. This mode returns the received
data back to the sending station one bit time delayed from its
departure. Receiver to host communication is normal. Host to
transmitter communication has no meaning.
In the local loop back mode (used for diagnostic purposes) the
transmitter is internally connected to the receiver input. The
transmitter 1x clock used for the receiver. The RxD input pin is
ignored and the transmitter TxD output pin is held high. This
configuration allows the transmitter to send data to the receiver
without any external parameters to affect the transmission of data.
All status bits, interrupt conditions and processor interface operate
normally. It is recommended that this mode be used when
initially verifying processor to UART interface. The
communication between the transmitter and receiver is entirely
within the UART – it is essentially ”talking to itself”.
相关PDF资料 |
PDF描述 |
|---|---|
| V24B5H150BG2 | CONVERTER MOD DC/DC 5V 150W |
| SC28L198A1A,529 | IC UART OCTAL SOT189-3 |
| V24B5H150BG | CONVERTER MOD DC/DC 5V 150W |
| SCC2698BE1A84,512 | IC UART OCTAL ENHANCED 84-PLCC |
| SCC2698BE1A84,518 | IC UART OCTAL ENHANCED 84-PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SC28L198A1BE-S | 功能描述:UART 接口集成电路 3V-5V 8CH UART INTEL/MOT INTRF RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| SC28L198C1A | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Octal UART for 3.3V and 5V supply voltage |
| SC28L201 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:3.3 V, 5 V UART, 3.125 Mbit/s, with 256-byte FIFO |
| SC28L201A1DGG | 功能描述:UART 接口集成电路 3-5V 1CH UART 3MBPS 256B FIFO RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| SC28L201A1DGG,112 | 功能描述:UART 接口集成电路 3-5V 1CH UART 3MBPS RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。