128 KByte Flash Module (S12FTMRC128K1V1)
S12P-Family Reference Manual, Rev. 1.13
438
Freescale Semiconductor
13.3.2.6
Flash Error Conguration Register (FERCNFG)
The FERCNFG register enables the Flash error interrupts for the FERSTAT flags.
All assigned bits in the FERCNFG register are readable and writable.
Table 13-12. FCNFG Field Descriptions
Field
Description
7
CCIE
Command Complete Interrupt Enable — The CCIE bit controls interrupt generation when a Flash command
has completed.
0 Command complete interrupt disabled
1 An interrupt will be requested whenever the CCIF ag in the FSTAT register is set (see
Section 13.3.2.7)4
IGNSF
Ignore Single Bit Fault — The IGNSF controls single bit fault reporting in the FERSTAT register (see
0 All single bit faults detected during array reads are reported
1 Single bit faults detected during array reads are not reported and the single bit fault interrupt will not be
generated
1
FDFD
Force Double Bit Fault Detect — The FDFD bit allows the user to simulate a double bit fault during Flash array
read operations and check the associated interrupt routine. The FDFD bit is cleared by writing a 0 to FDFD. The
FECCR registers will not be updated during the Flash array read operation with FDFD set unless an actual
double bit fault is detected.
0 Flash array read operations will set the DFDIF ag in the FERSTAT register only if a double bit fault is detected
1 Any Flash array read operation will force the DFDIF ag in the FERSTAT register to be set (see
Section 13.3.2.7) and an interrupt will be generated as long as the DFDIE interrupt enable in the FERCNFG
0
FSFD
Force Single Bit Fault Detect
— The FSFD bit allows the user to simulate a single bit fault during Flash array
read operations and check the associated interrupt routine. The FSFD bit is cleared by writing a 0 to FSFD. The
FECCR registers will not be updated during the Flash array read operation with FSFD set unless an actual single
bit fault is detected.
0 Flash array read operations will set the SFDIF ag in the FERSTAT register only if a single bit fault is detected
1 Flash array read operation will force the SFDIF ag in the FERSTAT register to be set (see
Section 13.3.2.7)and an interrupt will be generated as long as the SFDIE interrupt enable in the FERCNFG register is set (see
Offset Module Base + 0x0005
76543210
R
000000
DFDIE
SFDIE
W
Reset
00000000
= Unimplemented or Reserved
Figure 13-10. Flash Error Conguration Register (FERCNFG)