- 您现在的位置：买卖IC网 > PDF目录11820 > SCC2681AE1N40,112 (NXP Semiconductors)IC DUART 40-DIP PDF资料下载
参数资料
| 型号： | SCC2681AE1N40,112 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 10/29页 |
| 文件大小： | 0K |
| 描述： | IC DUART 40-DIP |
| 标准包装： | 9 |
| 特点： | 故障启动位检测 |
| 通道数： | 2，DUART |
| FIFO's： | 3 位 |
| 电源电压： | 5V |
| 带并行端口： | 是 |
| 带自动流量控制功能： | 是 |
| 带故障启动位检测功能： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 通孔 |
| 封装/外壳： | 40-DIP（0.600"，15.24mm） |
| 供应商设备封装： | 40-DIP |
| 包装： | 管件 |
| 其它名称： | 935274517112 SCC2681AE1N40 SCC2681AE1N40-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
Philips Semiconductors
Product data
SCC2681
Dual asynchronous receiver/transmitter (DUART)
2004 Apr 06
18
OPCR – Output Port Configuration Register
OPCR[7] – OP7 Output Select
This bit programs the OP7 output to provide one of the following:
0 – The complement of OPR[7].
1 – The Channel B transmitter interrupt output which is the
complement of TxRDYB. When in this mode OP7 acts as an
Open-drain output. Note that this output is not masked by the
contents of the IMR.
OPCR[6] – OP6 Output Select
This bit programs the OP6 output to provide one of the following:
0 – The complement of OPR[6].
1 – The Channel A transmitter interrupt output which is the
complement of TxRDYA. When in this mode OP6 acts as an
Open-drain output. Note that this output is not masked by the
contents of the IMR.
OPCR[5] – OP5 Output Select
This bit programs the OP5 output to provide one of the following:
0 – The complement of OPR[5].
1 – The Channel B transmitter interrupt output which is the
complement of ISR[5]. When in this mode OP5 acts as an
Open-drain output. Note that this output is not masked by the
contents of the IMR.
OPCR[4] – OP4 Output Select
This field programs the OP4 output to provide one of the following:
0 – The complement of OPR[4].
1 – The Channel B transmitter interrupt output which is the
complement of ISR[1]. When in this mode OP4 acts as an
Open-drain output. Note that this output is not masked by the
contents of the IMR.
OPCR[3:2] – OP3 Output Select
This bit programs the OP3 output to provide one of the following:
00 – The complement of OPR[3].
01 – The counter/timer output, in which case OP3 acts as an
Open-drain output. In the timer mode, this output is a square
wave at the programmed frequency. In the counter mode, the
output remains HIGH until terminal count is reached, at which
time it goes LOW. The output returns to the HIGH state when
the counter is stopped by a stop counter command. Note that
this output is not masked by the contents of the IMR.
10 – The 1
× clock for the Channel B transmitter, which is the clock
that shifts the transmitted data. If data is not being transmitted,
a free running 1
× clock is output.
11 – The 1
× clock for the Channel B receiver, which is the clock that
samples the received data. If data is not being received, a free
running 1
× clock is output.
OPCR[1:0] – OP2 Output Select
This field programs the OP2 output to provide one of the following:
00 – The complement of OPR[2].
01 – The 16
× clock for the Channel A transmitter. This is the clock
selected by CSRA[3:0], and will be a 1
× clock if
CSRA[3:0] = 1111.
10 – The 1
× clock for the Channel A transmitter, which is the clock
that shifts the transmitted data. If data is not being transmitted,
a free running 1
× clock is output.
11 – The 1
× clock for the Channel A receiver, which is the clock that
samples the received data. If data is not being received, a free
running 1
× clock is output.
ACR – Auxiliary Control Register
ACR[7] – Baud Rate Generator Set Select
This bit selects one of two sets of baud rates to be generated by the
BRG:
Set 1:
50, 110, 134.5, 200, 300, 600, 1.05 k, 1.2 k, 2.4 k, 4.8 k,
7.2 k, 9.6 k, and 38.4 k baud.
Set 2:
75, 110, 134.5, 150, 300, 600, 1.2 k, 1.8 k, 2.0 k, 2.4 k,
4.8 k, 9.6 k, and 19.2 k baud.
Please see Table 5 for rates to 115.2 k baud.
The selected set of rates is available for use by the Channel A and
B receivers and transmitters as described in CSRA and CSRB.
Baud rate generator characteristics are given in Table 3.
ACR[6:4] – Counter/Timer Mode And Clock Source Select
This field selects the operating mode of the counter/timer and its
clock source as shown in Table 4.
Table 4.
ACR 6:4 Field Definition
ACR 6:4
MODE
CLOCK SOURCE
000
Counter
External (IP2)
001
Counter
TxCA – 1
× clock of Channel A
transmitter
010
Counter
TxCB – 1
× clock of Channel B
transmitter
011
Counter
Crystal or external clock (X1/CLK)
divided by 16
100
Timer
(square wave)
External (IP2)
101
Timer
(square wave)
External (IP2) divided by 16
110
Timer
(square wave)
Crystal or external clock (X1/CLK)
111
Timer
(square wave)
Crystal or external clock (X1/CLK)
divided by 16
NOTE: Timer mode generates a squarewave.
ACR[3:0] – IP3, IP2, IP1, IP0 Change-of-State Interrupt Enable
This field selects which bits of the input port change register (IPCR)
cause the input change bit in the interrupt status register (ISR[7]) to
be set. If a bit is in the ‘on’ state the setting of the corresponding bit
in the IPCR will also result in the setting of ISR[7], which results in
the generation of an interrupt output if IMR[7] = 1. If a bit is in the
‘off’ state, the setting of that bit in the IPCR has no effect on ISR[7].
IPCR – Input Port Change Register
IPCR[7:4] – IP3, IP2, IP1, IP0 Change-of-State
These bits are set when a change-of-state, as defined in the input
port section of this data sheet, occurs at the respective input pins.
They are cleared when the IPCR is read by the CPU. A read of
the IPCR also clears ISR[7], the input change bit in the interrupt
status register. The setting of these bits can be programmed to
generate an interrupt to the CPU.
IPCR[3:0] – IP3, IP2, IP1, IP0 Current State
These bits provide the current state of the respective inputs. The
information is unlatched and reflects the state of the input pins at the
time the IPCR is read.
相关PDF资料 |
PDF描述 |
|---|---|
| D38999/24WC8PA | CONN RCPT 8POS JAM NUT W/PINS |
| FT4232HL-TRAY | IC USB HS QUAD UART/SYNC 64-LQFP |
| MS27484T12B98PA | CONN PLUG 10POS STRAIGHT W/PINS |
| SC16C654DBIB64,157 | IC QUAD UART 64BYTE 64LQFP |
| VI-B6D-IY | CONVERTER MOD DC/DC 85V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SCC2681AE44512 | 制造商:NXP Semiconductors 功能描述: |
| SCC2681T | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Dual asynchronous receiver/transmitter (DUART) |
| SCC2681TC1A44 | 功能描述:UART 接口集成电路 RPLCMNT FOR SCN2681T RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| SCC2681TC1A44,512 | 功能描述:UART 接口集成电路 RPLCMNT FOR SCN2681T RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| SCC2681TC1A44,518 | 功能描述:UART 接口集成电路 RPLCMNT FOR SCN2681T RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。